

# *Real-Time Systems*

## *Lecture 09: PLC Automata*

2012-06-14

Dr. Bernd Westphal

Albert-Ludwigs-Universität Freiburg, Germany

- 09 - 2012-06-14 - main -

### Contents & Goals

#### Last Lecture:

- DC Implementables.
- A controller for the gas burner.

#### This Lecture:


- **Educational Objectives:** Capabilities for following tasks/questions.
  - What is the “philosophy” of PLC? What did we generalise/abstract them to?
  - What’s an example for giving a DC semantics for a constructive formalism?
  - How does the proposed approach work, from requirements to a correct implementation with DC?
- **Content:**
  - Continue Implementables Example
  - Programmable Logic Controllers (PLC)  
 (“Speicherprogrammierbare Steuerungen” (SPS))
  - PLC Automata
  - An overapproximating DC semantics for PLCA
  - An reaction time theorem for PLCA

- 09 - 2012-06-14 - Prelim -


## Example: Gas Burner

### Recall: Control Automata

Model of Gas Burner controller as a system of four control automata:

- $H$  : Boolean, representing **heat request**, (input)
  - $F$  : Boolean, representing **flame**, (input)
  - $C$  with  $\mathcal{D}(C) = \{\text{idle, purge, ignite, burn}\}$ , representing the **controller**, (local)
  - $G$  : Boolean, representing **gas valve**. (output)
- 

## Gas Burner Controller Specification



- 09 - 2012-06-14 - Seva -

## Gas Burner Controller Correctness Proof

$$\text{GB-Ctrl} := \text{Init-1} \wedge \dots \wedge \text{Stab-7} \wedge \epsilon > 0$$

### Recall:

$$\text{Req} := \square(\ell \geq 60 \implies 20 \cdot fL \leq \ell)$$

and (cf. [Olderog and Dierks, 2008])

$$\models \text{Req-1} \implies \text{Req}$$

for the **simplified**

$$\text{Req-1} := \square(\ell \leq 30 \implies fL \leq 1).$$

Here we show

$$\models \text{GB-Ctrl} \wedge A(\epsilon) \implies \text{Req-1}.$$

- 09 - 2012-06-14 - Seva -

### Lemma 3.15

$$\models \text{GB-Ctrl} \implies \square \left( \begin{array}{l} ([\text{idle}] \implies \int G \leq \varepsilon) \\ \wedge ([\text{purge}] \implies \int G \leq \varepsilon) \\ \wedge ([\text{ignite}] \implies \ell \leq 0.5 + \varepsilon) \\ \wedge ([\text{burn}] \implies \int \neg F \leq 2\varepsilon) \end{array} \right)$$

•  $I, [b, \varepsilon] \models \Gamma \text{burn} \Gamma$

$$\begin{array}{l} (\text{Step-2}) \quad \Gamma \text{burn} \wedge (\neg H \wedge \neg F) \Gamma \xrightarrow{\varepsilon} \Gamma \text{burn} \Gamma \\ (\text{Step-5}) \quad \neg F \Gamma; \Gamma \neg F \wedge \neg \text{ignite} \Gamma \longrightarrow \Gamma \neg F \Gamma \end{array}$$

$$\begin{array}{l} I, [b, \varepsilon] \models \square (\Gamma \neg F \Gamma \implies \ell \leq \varepsilon) \\ \wedge \neg \diamond (\neg F \Gamma; \Gamma \neg F \Gamma; \neg F \Gamma) \end{array} \quad \begin{array}{l} \Gamma \neg F \\ \Gamma \neg F \\ \neg F \Gamma; \Gamma \neg F \\ \neg F \Gamma; \Gamma \neg F \\ \neg F \Gamma; \neg F \Gamma; \Gamma \neg F \end{array}$$

### Lemma 3.16

$$\models \exists \varepsilon \bullet \text{GB-Ctrl} \implies \underbrace{\square (\ell \leq 30 \implies \int L \leq 1)}_{\text{Req-1}}$$

Proof Sketch:

Choose  $I, V, [b, \varepsilon]$  s.t.  $I, V, [b, \varepsilon] \models \text{GB-Ctrl} \wedge \ell \leq 30$ .

Distinguish 5 cases:

$$\begin{array}{l} I, V, [b, \varepsilon] \models \Gamma \Gamma \\ \vee (\Gamma \text{idle} \Gamma; \text{true} \wedge \ell \leq 30) \quad (1) \\ \vee (\Gamma \text{purge} \Gamma; \text{true} \wedge \ell \leq 30) \quad (4) \\ \vee (\Gamma \text{ignite} \Gamma; \text{true} \wedge \ell \leq 30) \quad (3) \\ \vee (\Gamma \text{burn} \Gamma; \text{true} \wedge \ell \leq 30) \quad (2) \end{array}$$

### Lemma 3.16 Cont'd

- Case 0:  $\mathcal{I}, \mathcal{V}, [b, e] \models \square \checkmark$
- Case 1:  $\mathcal{I}, \mathcal{V}, [b, e] \models [\text{idle}] ; \text{true} \wedge \ell \leq 30$

$$[\text{idle}] \longrightarrow [\text{idle} \vee \text{purge}] \quad (\text{Seq-1})$$

$$[\neg \text{purge}] ; [\text{purge}] \xrightarrow{\leq 30} [\text{purge}] \quad (\text{Stab-2})$$

$$\hookrightarrow \mathcal{I}, \mathcal{V}, [b, e] \models ([\text{idle}] \vee [\text{idle}]) ; [\text{purge}]$$

$$\stackrel{3.15}{\hookrightarrow} \mathcal{I}, \mathcal{V}, [b, e] \models \sqrt{\ell} \leq \varepsilon \vee \sqrt{\ell} \leq 2\varepsilon ; \sqrt{\ell} \leq \varepsilon$$

$$\hookrightarrow \mathcal{I}, \mathcal{V}, [b, e] \models \sqrt{\ell} \leq 2 \cdot \varepsilon$$

Thus  $\boxed{\varepsilon \leq 0.5}$  is sufficient for Req-1 in this case.

### Lemma 3.16 Cont'd

- Case 2:  $\mathcal{I}, \mathcal{V}, [b, e] \models [\text{burn}] ; \text{true} \wedge \ell \leq 30$

$$[\text{burn}] \longrightarrow [\text{burn} \vee \text{idle}] \quad (\text{Seq-4})$$

$$\hookrightarrow \mathcal{I}, \mathcal{V}, [b, e] \models ([\text{burn}] \vee [\text{idle}]) ; \underbrace{[\text{idle}] ; \text{true}}_{\ell \leq 30} \wedge \ell \leq 30$$

$$\stackrel{3.15, \text{Case 1}}{\hookrightarrow} \mathcal{I}, \mathcal{V}, [b, e] \models (\sqrt{\ell} \leq 2\varepsilon \vee \sqrt{\ell} \leq 2\varepsilon ; \underbrace{\sqrt{\ell} \leq 2\varepsilon}_{\ell \leq 30}) \wedge \ell \leq 30$$

$$\hookrightarrow \mathcal{I}, \mathcal{V}, [b, e] \models \sqrt{\ell} \leq 4 \cdot \varepsilon$$

Thus  $\boxed{\varepsilon \leq 0.25}$  sufficient for Req-1.

### Lemma 3.16 Cont'd

- Case 3:  $\mathcal{I}, \mathcal{V}, [b, e] \models [\text{ignite}] ; \text{true} \wedge \ell \leq 30$

$$[\text{ignite}] \longrightarrow [\text{ignite} \vee \text{burn}] \quad (\text{Seq-3})$$

$$\begin{aligned} & \hookrightarrow \mathcal{I}, \mathcal{V}, [b, e] \models [\text{ignite}] \vee [\text{burn}] ; \text{true} \\ 3.5, \text{Cor 2} & \hookrightarrow \mathcal{I}, \mathcal{V}, [b, e] \models \sqrt{L} \leq 0.5 + \varepsilon \vee (\sqrt{L} \leq 0.5 + \varepsilon ; \sqrt{L} \leq 4\varepsilon) \\ & \hookrightarrow \mathcal{I}, \mathcal{V}, [b, e] \models \sqrt{L} \leq 0.5 + 5\varepsilon \\ \text{So } & \boxed{\varepsilon \leq 0.1} \text{ sufficient for Req. 1.} \end{aligned}$$

### Lemma 3.16 Cont'd

- Case 4:  $\mathcal{I}, \mathcal{V}, [b, e] \models [\text{purge}] ; \text{true} \wedge \ell \leq 30$


$$[\text{purge}] \longrightarrow [\text{purge} \vee \text{ignite}] \quad (\text{Seq-2})$$

$$\begin{aligned} & \hookrightarrow \mathcal{I}, \mathcal{V}, [b, e] \models [\text{purge}] \vee [\text{ignite}] ; \text{true} \\ 3.5, \text{Cor 2} & \hookrightarrow \mathcal{I}, \mathcal{V}, [b, e] \models \sqrt{L} \leq \varepsilon \vee (\sqrt{L} \leq \varepsilon ; \sqrt{L} \leq 0.5 + 5\varepsilon) \\ & \hookrightarrow \mathcal{I}, \mathcal{V}, [b, e] \models \sqrt{L} \leq 0.5 + 6\varepsilon \\ \text{Thus } & \boxed{\varepsilon \leq \frac{1}{12}} \text{ is sufficient for Req. 1 in this case.} \end{aligned}$$

## Correctness Result

### Theorem 3.17.

$$\models \left( \text{GB-Ctrl} \wedge \varepsilon \leq \frac{1}{12} \right) \implies \text{Req}$$



$\hookrightarrow L \leq 0.5 + 6\varepsilon$  in the worst case

$\hookrightarrow A(\varepsilon) := \varepsilon \leq \frac{1}{12}$

## Discussion

- We used only

'Seq-1', 'Seq-2', 'Seq-3', 'Seq-4',  
 'Prog-2', 'Syn-2', 'Syn-3',  
 'Stab-2', 'Stab-5', 'Stab-6'.

What about

$$\text{Prog-1} = [\text{purge}] \xrightarrow{30+\varepsilon} [\neg \text{purge}]$$


$$\Gamma \text{idle} \wedge H \Gamma \xrightarrow{\varepsilon} \Gamma \text{idle} \Gamma$$

for instance?

Welp, there is the requirement (not explicitly noted down) that the system does something finally, e.g. get the heating going or request.

## What is a PLC?

## How do PLC look like?



<http://wikimedia.org> (public domain)



<http://wikimedia.org> (CC nc-sa 2.5, Ullrich105)



## What's special about PLC?



- 09 - 2012-06-14 - Spic -

PLC - programmable logic controller  
SBS - Speicherprogrammiersbare Steuerung

- microprocessor, memory, **timers**
- digital (or analog) I/O ports
- possibly RS 232, fieldbuses, networking
- robust hardware
- reprogrammable
- **standardised programming model** (IEC 61131-3)

17/50

## Where are PLC employed?




- 09 - 2012-06-14 - Spic -

- mostly **process automation**
  - production lines
  - packaging lines
  - chemical plants
  - power plants
  - electric motors, pneumatic or hydraulic cylinders
  - ...
- not so much: **product automation**, there
  - tailored or OTS controller boards
  - embedded controllers
  - ...

18/50

## How are PLC programmed?

- PLC have in common that they operate in a cyclic manner:




- Cyclic operation is repeated until external interruption (such as shutdown or reset).
- Cycle time: typically a few milliseconds. [Lukoschus, 2004]
- Programming for PLC means providing the "compute" part.
- Input/output values are available via designated local variables.

- 09 - 2012-06-14 - Spic -

19/50


## How are PLC programmed, practically?

- **Example:** reliable, stutter-free train sensor.
  - Assume a track-side sensor with outputs:
    - no\_tr — "no passing train"
    - tr — "a train is passing"
  - Assume that a change from "no\_tr" to "tr" signals arrival of a train. (No spurious sensor values.)
- **Problem:** the sensor may **stutter**, i.e. oscillate between "no\_tr" and "tr" multiple times!
- **Idea:** a stutter **filter** with outputs *N* and *T*, for "no train" and "train passing" (and possibly *X*, for error). After arrival of a train, ignore "no\_tr" for 5 seconds.



- 09 - 2012-06-14 - Spic -


first rising of no-tr to tr



20/50

## Example: Stutter Filter

- **Idea:** After arrival of a train, ignore "no\_tr" for 5 seconds.



-09 - 2012-06-14 - Spic -

21/50

## How are PLC programmed, practically?

```

1: PROGRAM PLC_PRG_FILTER
2: VAR
3:   state : INT := 0; (* 0:=N, 1:=T, 2:=X *)
4:   tmr   : TMR;
5: ENDVAR
6:
7: IF state = 0 THEN
8:   %output := N;
9:   IF %input = tr THEN
10:    state := 1;
11:    %output := T;
12:   ELSIF %input = Error THEN
13:    state := 2;
14:    %output := X;
15:   ENDIF
16: ELSIF state = 1 THEN
17:   tmr( IN := TRUE, PT := t#5.0s );
18:   IF (%input = no_tr AND NOT tmr.Q) THEN
19:    state := 0;
20:    %output := N;
21:    tmr( IN := FALSE, PT := t#0.0s );
22:   ELSIF %input = Error THEN
23:    state := 2;
24:    %output := X;
25:    tmr( IN := FALSE, PT := t#0.0s );
26:   ENDIF
27: ENDIF

```

real inputs  
compute  
write outputs

possible reason for lates:  
set output as fast as possible, i.e. have T soon after

infinite semantics:  
- do assignment  
- if ass. changed IN from FALSE to true („rising edge on IN“) then set true to duration  
- IN is initially FALSE

TRUE iff timer still running (here: if 5s not yet elapsed)

could move here with basically same effect

start/set timer

duration

timer

-09 - 2012-06-14 - Spic -


22/50

## How are PLC programmed, practically?

```

1: PROGRAM PLC_PRG_FILTER
2: VAR
3:   state : INT := 0; (* 0:=N, 1:=T, 2:=X *)
4:   tmr   : TP;
5: ENDVAR
6:
7: IF state = 0 THEN
8:   %output := N;
9:   IF %input = tr THEN
10:    state := 1;
11:    %output := T;
12:   ELSIF %input = Error THEN
13:    state := 2;
14:    %output := X;
15:   ENDIF
16: ELSIF state = 1 THEN
17:   tmr( IN := TRUE, PT := t#5.0s );
18:   IF (%input = no_tr AND NOT tmr.Q) THEN
19:    state := 0;
20:    %output := N;
21:    tmr( IN := FALSE, PT := t#0.0s );
22:   ELSIF %input = Error THEN
23:    state := 2;
24:    %output := X;
25:    tmr( IN := FALSE, PT := t#0.0s );
26:   ENDIF
27: ENDIF

```



- 09 - 2012-06-14 - Spjc -

22/50

## Alternative Programming Languages by IEC 61131-3




Figure 2.2: Implementations of the operation “ $x$  becomes  $y \vee z$ ”

Tied together by

- Sequential Function Charts (SFC)

Unfortunate: deviations  
in semantics... [Bauer, 2003]




Figure 2.3: Elements of sequential function charts

- 09 - 2012-06-14 - Spjc -

23/50

## Why study PLC?

- **Note:**  
the discussion here is **not limited** to PLC and IEC 61131-3 languages.
- Any programming language on an operating system with **at least one** real-time clock will do.  
(Where a **real-time clock** is a piece of hardware such that,
  - we can program it to wait for  $t$  time units,
  - we can query whether the set time has elapsed,
  - if we program it to wait for  $t$  time units, it does so with negligible deviation.)
- And strictly speaking, we don't even need "full blown" operating systems.
- PLC are just a formalisation on a good level of abstraction:
  - there are inputs **somehow** available as local variables,
  - there are outputs **somehow** available as local variables,
  - **somehow**, inputs are polled and outputs updated atomically,
  - there is **some** interface to a real-time clock.

## *PLC Automata*

## PLC Automata

**Definition 5.2.** A **PLC-Automaton** is a structure

$$\mathcal{A} = (Q, \Sigma, \delta, q_0, \varepsilon, S_t, S_e, \Omega, \omega)$$

where


- $(q \in) Q$  is a finite set of **states**,  $q_0 \in Q$  is the **initial state**,
- $(\sigma \in) \Sigma$  is a finite set of **inputs**,
- $\delta : Q \times \Sigma \rightarrow Q$  is the **transition function** (!),
- $S_t : Q \rightarrow \mathbb{R}_0^+$  assigns a **delay time** to each state,
- $S_e : Q \rightarrow 2^\Sigma$  assigns a set of **delayed inputs** to each state,
- $\Omega$  is a finite, non-empty set of **outputs**,
- $\omega : Q \rightarrow \Omega$  assigns an **output** to each state,
- $\varepsilon$  is an **upper time bound** for the execution cycle.

- 09 - 2012-06-14 - Spicedef -

26/50

## PLC Automata Example: Stuttering Filter



$$\begin{aligned} \mathcal{A} = & (Q = \{q_0, q_1\}, \\ & \Sigma = \{\text{tr}, \text{no\_tr}\}, \\ & \delta = \{(q_0, \text{tr}) \mapsto q_1, (q_0, \text{no\_tr}) \mapsto q_0, (q_1, \text{tr}) \mapsto q_1, (q_1, \text{no\_tr}) \mapsto q_0\}, \\ & q_0 = q_0, \\ & \varepsilon = 0.2, \\ & S_t = \{q_0 \mapsto 0, q_1 \mapsto 5\}, \\ & S_e = \{q_0 \mapsto \emptyset, q_1 \mapsto \Sigma\}, \\ & \Omega = \{N, T\}, \\ & \omega = \{q_0 \mapsto N, q_1 \mapsto T\}) \end{aligned}$$



- 09 - 2012-06-14 - Spicedef -

27/50

## PLC Automata Example: Stuttering Filter with Exception



- 09 - 2012-06-14 - Spjcddef -



28/50

## PLC Automaton Semantics

```

1: PROGRAM PLC_PRG_FILTER
2: VAR
3:   state : INT := 0; (* 0:=N, 1:=T, 2:=X *)
4:   tmr   : TP;
5: ENDVAR
6:
7: IF state = 0 THEN
8:   %output := N;
9:   IF %input = tr THEN
10:    state := 1;
11:    %output := T;
12:   ELSIF %input = Error THEN
13:    state := 2;
14:    %output := X;
15:   ENDIF
16: ELSIF state = 1 THEN
17:   tmr( IN := TRUE, PT := t#5.0s );
18:   IF (%input = no_tr AND NOT tmr.Q) THEN
19:    state := 0;
20:    %output := N;
21:    tmr( IN := FALSE, PT := t#0.0s );
22:   ELSIF %input = Error THEN
23:    state := 2;
24:    %output := X;
25:    tmr( IN := FALSE, PT := t#0.0s );
26:   ENDIF
27: ENDIF


```



- 09 - 2012-06-14 - Spjcddef -

29/50

## PLCA Semantics: Examples



## We assess correctness in terms of cycle time...


...but where does the cycle time come from?

- First of all, ST on the hardware **has** a cycle time
  - so we can **measure** it — if it is larger than  $\varepsilon$ , don't use this program on this controller
  - we can **estimate** (approximate) the **WCET** (worst case execution time) — if it's larger than  $\varepsilon$ , don't use it, if it's smaller we're safe (Major obstacle: caches, out-of-order execution.)
- Some PLC have a **watchdog**:
  - set it to  $\varepsilon$ ,
  - if the current “computing” cycle takes longer,
  - then the watchdog forces the PLC into an error state and signals the error condition



And what does this have to with DC?

Wait, what is the Plan?



## *An Overapproximating DC Semantics for PLC Automata*

### Interesting Overall Approach

- Define PLC Automaton syntax (abstract and concrete).
- Define PLC Automaton semantics by translation to ST (structured text).
- Give DC **over-approximation** of PLC Automaton semantics.
- Assess correctness of over-approximation against DC **requirements**.

- **In other words:** we'll define  $\llbracket \mathcal{A} \rrbracket_{DC}$  such that

$$"I \in \llbracket \mathcal{A} \rrbracket" \implies I \models \llbracket \mathcal{A} \rrbracket_{DC}$$

but not necessarily the other way round.

- **In even other words:**  $\llbracket \mathcal{A} \rrbracket \subseteq \{I \mid I \models \llbracket \mathcal{A} \rrbracket_{DC}\}$ .

## Observables

- Consider

$$\mathcal{A} = (Q, \Sigma, \delta, q_0, \varepsilon, S_t, S_e, \Omega, \omega).$$

- The DC formula  $\llbracket \mathcal{A} \rrbracket_{DC}$  we construct ranges over the observables
  - $\text{In}_{\mathcal{A}}, \mathcal{D}(\text{In}_{\mathcal{A}}) = \Sigma$  — values of the **inputs**
  - $\text{St}_{\mathcal{A}}, \mathcal{D}(\text{St}_{\mathcal{A}}) = Q$  — current **local state**
  - $\text{Out}_{\mathcal{A}}, \mathcal{D}(\text{Out}_{\mathcal{A}}) = \Omega$  — values of the **outputs**

## Overview

$$\mathcal{A} = (Q, \Sigma, \delta, q_0, \varepsilon, S_t, S_e, \Omega, \omega)$$

- $A$  arbitrary with  $\emptyset \neq A \subseteq \Sigma$ ,
- $[q \wedge A]$  abbreviates  $[\text{St}_{\mathcal{A}} = q \wedge \text{In}_{\mathcal{A}} \in A]$ ,
- $\delta(q, A)$  abbreviates  $\text{St}_{\mathcal{A}} \in \{\delta(q, a) \mid a \in A\}$ .

- Initial State:**

$$[] \vee [q_0] ; \text{true} \quad (\text{DC-1})$$

- Effect of Transitions, untimed:**

$$[\neg q] ; [q \wedge A] \longrightarrow [q \vee \delta(q, A)] \quad (\text{DC-2})$$

- Cycle time:**

$$[q \wedge A] \xrightarrow{\varepsilon} [q \vee \delta(q, A)] \quad (\text{DC-3})$$

- Delays:**

$$S_t(q) > 0 \implies [\neg q] ; [q \wedge A] \xrightarrow{\leq S_t(q)} [q \vee \delta(q, A \setminus S_e(q))] \quad (\text{DC-4})$$

$$S_t(q) > 0 \implies [\neg q] ; [q] ; [q \wedge A]^\varepsilon \xrightarrow{\leq S_t(q)} [q \vee \delta(q, A \setminus S_e(q))] \quad (\text{DC-5})$$

## Overview

$$A = (Q, \Sigma, \delta, q_0, \varepsilon, S_t, S_e, \Omega, \omega)$$

- $A$  arbitrary with  $\emptyset \neq A \subseteq \Sigma$ ,
- $[q \wedge A]$  abbreviates  $[St_A = q \wedge In_A \in A]$ ,
- $\delta(q, A)$  abbreviates  $St_A \in \{\delta(q, a) \mid a \in A\}$ .

### • Progress from non-delayed inputs:

$$S_t(q) = 0 \wedge q \notin \delta(q, A) \implies \Box([q \wedge A] \implies \ell < 2\varepsilon) \quad (\text{DC-6})$$

$$S_t(q) = 0 \wedge q \notin \delta(q, A) \implies [\neg q]; [q \wedge A]^\varepsilon \longrightarrow [\neg q] \quad (\text{DC-7})$$

### • Progress from delayed inputs:

$$\begin{aligned} S_t(q) > 0 \wedge q \notin \delta(q, A) \\ \implies \Box([q]^{S_t(q)}; [q \wedge A] \implies \ell < S_t(q) + 2\varepsilon) \end{aligned} \quad (\text{DC-8})$$

$$\begin{aligned} S_t(q) > 0 \wedge A \cap S_e(q) = \emptyset \wedge q \notin \delta(q, A) \\ \implies \Box([q \wedge A] \implies \ell < 2\varepsilon) \end{aligned} \quad (\text{DC-9})$$

$$\begin{aligned} S_t(q) > 0 \wedge A \cap S_e(q) = \emptyset \wedge q \notin \delta(q, A) \\ \implies [\neg q]; [q \wedge A]^\varepsilon \longrightarrow [\neg q] \end{aligned} \quad (\text{DC-10})$$

## Behaviour of the Output and System Start

$$\Box([q] \implies [\omega(q)]) \quad (\text{DC-11})$$

$$[q_0 \wedge A] \longrightarrow_0 [q_0 \vee \delta(q_0, A)] \quad (\text{DC-2}')$$

$$S_t(q_0) > 0 \implies [q_0 \wedge A] \xrightarrow{\leq S_t(q_0)}_0 [q_0 \vee \delta(q_0, A \setminus S_e(q_0))] \quad (\text{DC-4}')$$

$$S_t(q_0) > 0 \implies [q_0]; [q_0 \wedge A]^\varepsilon \xrightarrow{\leq S_t(q_0)}_0 [q_0 \vee \delta(q_0, A \setminus S_e(q_0))] \quad (\text{DC-5}')$$

$$S_t(q_0) = 0 \wedge q_0 \notin \delta(q_0, A) \implies [q_0 \wedge A]^\varepsilon \longrightarrow_0 [\neg q_0] \quad (\text{DC-7}')$$

$$S_t(q_0) > 0 \wedge A \cap S_e(q_0) = \emptyset \wedge q_0 \notin \delta(q_0, A) \implies [q_0 \wedge A]^\varepsilon \longrightarrow_0 [\neg q_0] \quad (\text{DC-10}')$$

## DC Semantics of PLC Automata

### Definition 5.3.

The **Duration Calculus semantics** of a PLC Automaton  $\mathcal{A}$  is

$$\begin{aligned} \llbracket \mathcal{A} \rrbracket_{DC} := & \bigwedge_{\substack{q \in Q, \\ \emptyset \neq A \subseteq \Sigma}} DC-1 \wedge \dots \wedge DC-11 \wedge DC-2' \wedge DC-4' \\ & \wedge DC-5' \wedge DC-7' \wedge DC-10'. \end{aligned}$$

### Claim:

- Let  $P_{\mathcal{A}}$  be the ST program semantics of  $\mathcal{A}$ .
- Let  $\pi$  be a recording over time of then inputs, local states, and outputs of a PLC device running  $P_{\mathcal{A}}$ .
- Let  $\mathcal{I}_{\pi}$  be an encoding of  $\pi$  as an interpretation of  $\text{In}_{\mathcal{A}}$ ,  $\text{St}_{\mathcal{A}}$ , and  $\text{Out}_{\mathcal{A}}$ .
- Then  $\mathcal{I}_{\pi} \models \llbracket \mathcal{A} \rrbracket_{DC}$ .
- But not necessarily the other way round.

## One Application: Reaction Times

## One Application: Reaction Times

- Given a PLC-Automaton, one often wants to know whether it guarantees properties of the form

$$[\text{St}_{\mathcal{A}} \in Q \wedge \text{In}_{\mathcal{A}} = \textit{emergency\_signal}] \xrightarrow{0.1} [\text{St}_{\mathcal{A}} = \textit{motor\_off}]$$

(“**whenever** the **emergency signal** is observed, the PLC Automaton switches the **motor off within at most** 0.1 seconds”)

- Which is (**why?**) far from obvious from the PLC Automaton in general.
- We will give a theorem, that allows us to compute an upper bound on such reaction times.
- Then in the above example, we could simply compare this upper bound one against the required 0.1 seconds.

## The Reaction Time Problem in General

- Let
  - $\Pi \subseteq Q$  be a set of **start states**,
  - $A \subseteq \Sigma$  be a set of **inputs**,
  - $c \in \text{Time}$  be a **time bound**, and
  - $\Pi_{\textit{target}} \subseteq Q$  be a set of **target states**.
- Then we seek to establish properties of the form

$$[\text{St}_{\mathcal{A}} \in \Pi \wedge \text{In}_{\mathcal{A}} \in A] \xrightarrow{c} [\text{St}_{\mathcal{A}} \in \Pi_{\textit{target}}],$$

abbreviated as

$$[\Pi \wedge A] \xrightarrow{c} [\Pi_{\textit{target}}].$$

## Reaction Time Theorem Premises

- Actually, the reaction time theorem addresses **only** the **special case**

$$[\Pi \wedge A] \xrightarrow{c_n} \underbrace{[\delta^n(\Pi, A)]}_{=\Pi_{target}}$$

for PLC Automata with

$$\delta(\Pi, A) \subseteq \Pi.$$

- Where the transition function is canonically **extended** to **sets** of start states and inputs:

$$\delta(\Pi, A) := \{\delta(q, a) \mid q \in \Pi \wedge a \in A\}.$$

## Reaction Time Theorem (Special Case $n = 1$ )

**Theorem 5.6.** Let  $\mathcal{A} = (Q, \Sigma, \delta, q_0, \varepsilon, S_t, S_e, \Omega, \omega)$ ,  $\Pi \subseteq Q$ , and  $A \subseteq \Sigma$  with

$$\delta(\Pi, A) \subseteq \Pi.$$

Then

$$[\Pi \wedge A] \xrightarrow{c} \underbrace{[\delta(\Pi, A)]}_{=\Pi_{target}}$$

where

$$c := \varepsilon + \max(\{0\} \cup \{s(\pi, A) \mid \pi \in \Pi \setminus \delta(\Pi, A)\})$$

and

$$s(\pi, A) := \begin{cases} S_t(\pi) + 2\varepsilon & , \text{ if } S_t(\pi) > 0 \text{ and } A \cap S_e(\pi) \neq \emptyset \\ \varepsilon & , \text{ otherwise.} \end{cases}$$

## Reaction Time Theorem (General Case)

**Theorem 5.8.** Let  $\mathcal{A} = (Q, \Sigma, \delta, q_0, \varepsilon, S_t, S_e, \Omega, \omega)$ ,  $\Pi \subseteq Q$ , and  $A \subseteq \Sigma$  with

$$\delta(\Pi, A) \subseteq \Pi.$$

Then for all  $n \in \mathbb{N}_0$ ,

$$[\Pi \wedge A] \xrightarrow{c_n} \underbrace{[\delta^n(\Pi, A)]}_{=\Pi_{target}}$$

where

$$c_n := \varepsilon + \max\left( \{0\} \cup \left\{ \sum_{i=1}^k s(\pi_i, A) \mid \begin{array}{l} 1 \leq k \leq n \wedge \\ \exists \pi_1, \dots, \pi_k \in \Pi \setminus \delta^n(\Pi, A) \\ \forall j \in \{1, \dots, k-1\} : \\ \pi_{j+1} \in \delta(\pi_j, A) \end{array} \right\} \right)$$


and  $s(\pi, A)$  as before.

## *Methodology: Overview*



# Methodology

Full DC    DC Implementables    PLC-Automata    IEC 61131-3    Binary



- 09 - 2012-06-14 - Smeth -

48/50

## References

- 09 - 2012-06-14 - main -

49/50

---

## References

- [Bauer, 2003] Bauer, N. (2003). *Formale Analyse von Sequential Function Charts*. PhD thesis, Universitt Dortmund.
- [Lukoschus, 2004] Lukoschus, B. (2004). *Compositional Verification of Industrial Control Systems*. PhD thesis, Christian-Albrechts-Universität zu Kiel.
- [Olderog and Dierks, 2008] Olderog, E.-R. and Dierks, H. (2008). *Real-Time Systems - Formal Specification and Automatic Verification*. Cambridge University Press.