




Correctness Result

Theorem 3.17.
 $\models (\text{GB-CH} \wedge \epsilon \leq \frac{1}{12}) \Rightarrow \text{Req}$



How do PLC look like?



Discussion

* We used only

- Seq-1, Seq-2, Seq-3, Seq-4,
- Prog-2, Syn-2, Syn-3,
- Stab-2, Stab-5, Stab-6.

What about


$$\text{Prog-1} = [\text{purge}]^{30+} [\text{burn}]^{0+}$$

for instance?

Why, there is the requirement (not explicitly under done) that the system does something faster, e.g. get the burning going as soon as

What's special about PLC?


PLC - programmable logic controller
 SBC - specific programmable controller



- microprocessor, memory, timers
- digital (or analog) I/O ports
- possibly RS 232, fieldbuses, networking
- robust hardware
- reprogrammable
- standardised programming model (IEC 61131-3)

What is a PLC?


Where are PLC employed?



- mostly process automation
- production lines
- packaging lines
- chemical plants
- power plants
- electric motors, pneumatic or hydraulic cylinders
- ...
- not so much: product automation, there tailored or OTS controller boards
- embedded controllers
- ...

How are PLC programmed?


- PLC have in common that they operate in a cyclic manner:



- Cyclic operation is repeated until external interruption (such as shutdown or reset).
- Cycle time: typically a few milliseconds. [Lukeschus, 2004]
- Programming for PLC means providing the "compute" part.
- Input/output values are available via designated local variables.

How are PLC programmed, practically?

- **Example:** reliable, stutter-free train sensor.
- Assume a track-side sensor with outputs:
 - no-train — "no passing train"
 - tr — "a train is passing"
- Assume that a change from "no-tr" to "tr" signals arrival of a train. (No spurious sensor values)




- **Idea:** a stutter filter with outputs N and T, for "no train" and "train passing" (and possibly X, for error).
- After arrival of a train, ignore "no-tr" for 5 seconds.



Example: Stutter Filter

- **Idea:** After arrival of a train, ignore "no-tr" for 5 seconds.



How are PLC programmed, practically?

How?

```

1: PROGRAM PLC_PRC_FILTER
2: state : INT := 0; (* 0=ok, 1=tr, 2=X *)
3: noTrain : BOOL;
4: noTrain := NOT tr;
5: noTrain := NOT tr;
6: noTrain := NOT tr;
7: noTrain := NOT tr;
8: noTrain := NOT tr;
9: noTrain := NOT tr;
10: noTrain := NOT tr;
11: noTrain := NOT tr;
12: noTrain := NOT tr;
13: noTrain := NOT tr;
14: noTrain := NOT tr;
15: noTrain := NOT tr;
16: noTrain := NOT tr;
17: noTrain := NOT tr;
18: noTrain := NOT tr;
19: noTrain := NOT tr;
20: noTrain := NOT tr;
21: noTrain := NOT tr;
22: noTrain := NOT tr;
23: noTrain := NOT tr;
24: noTrain := NOT tr;
25: noTrain := NOT tr;
26: noTrain := NOT tr;
27: END
    
```

Handwritten notes:

- "if not work" → "compute" → "write outputs"
- "possible reason for later set output on first write" → "have 1 scan delay"
- "multiple semantics: - if not changed (N) from state to have to be written - N: X including those" → "there is how still memory (here: if 5s not get delayed)"

How are PLC programmed, practically?

How?

```

1: PROGRAM PLC_PRC_FILTER
2: state : INT := 0; (* 0=ok, 1=tr, 2=X *)
3: noTrain : BOOL;
4: noTrain := NOT tr;
5: noTrain := NOT tr;
6: noTrain := NOT tr;
7: noTrain := NOT tr;
8: noTrain := NOT tr;
9: noTrain := NOT tr;
10: noTrain := NOT tr;
11: noTrain := NOT tr;
12: noTrain := NOT tr;
13: noTrain := NOT tr;
14: noTrain := NOT tr;
15: noTrain := NOT tr;
16: noTrain := NOT tr;
17: noTrain := NOT tr;
18: noTrain := NOT tr;
19: noTrain := NOT tr;
20: noTrain := NOT tr;
21: noTrain := NOT tr;
22: noTrain := NOT tr;
23: noTrain := NOT tr;
24: noTrain := NOT tr;
25: noTrain := NOT tr;
26: noTrain := NOT tr;
27: END
    
```

Handwritten notes:

- "compute" → "write outputs"
- "5s" interval marked on timing diagram

Alternative Programming Languages by IEC 61131-3





Figure 2: Implementation of the operation "x := x OR y"

- Tied together by
- Sequential Function Charts (SFC)
- Uniform: deviations in semantics. [Bauer, 2003]



- **Note:** the discussion here is **not limited** to PLC and IEC 61131-3 languages.
- Any programming language on an operating system with **at least one** real-time clock will do. (Where a **real-time clock** is a piece of hardware such that,
 - we can program it to wait for t time units,
 - we can query whether the set time has elapsed,
 - if we program it to wait for t time units, it does so with negligible deviation.)
- And strictly speaking, we don't even need "full blown" operating systems.
- PLC are just a formalisation on a good level of abstraction:
 - there are inputs **somehow** available as local variables,
 - there are outputs **somehow** available as local variables,
 - **somehow**, inputs are polled and outputs updated atomically,
 - there is **some** interface to a real-time clock.

PLC Automata


PLC Automata

Definition 5.2. A **PLC Automaton** is a structure $A = (Q, \Sigma, \delta, q_0, \epsilon, S_I, S_O, \Omega, \omega)$ where



- $(q \in Q)$ Q is a finite set of states, $q_0 \in Q$ is the initial state,
- $(\sigma \in \Sigma)$ Σ is a finite set of inputs,
- $\delta : Q \times \Sigma \rightarrow Q$ is the transition function (!),
- $S_I : Q \rightarrow \mathbb{R}_{\geq 0}^n$ assigns a delay time to each state,
- $S_O : Q \rightarrow \mathbb{Z}^m$ assigns a set of delayed inputs to each state,
- Ω is a finite, non-empty set of outputs,
- $\omega : Q \rightarrow \Omega$ assigns an output to each state,
- ϵ is an upper time bound for the execution cycle.

PLC Automata Example: Sintering Filter

$A = (Q = \{q_0, q_1\},$
 $\Sigma = \{\text{tr}, \text{noAct}\},$
 $\delta = \{(q_0, \text{tr}) \rightarrow q_1, (q_0, \text{noAct}) \rightarrow q_0, (q_1, \text{tr}) \rightarrow q_1, (q_1, \text{noAct}) \rightarrow q_0\},$
 $q_0 = q_0,$
 $\epsilon = 0.2,$
 $S_I = \{q_0 \mapsto 0, q_1 \mapsto 3\},$
 $S_O = \{q_0 \mapsto 0, q_1 \mapsto 2\},$
 $\Omega = \{N, T\},$
 $\omega = \{q_0 \mapsto N, q_1 \mapsto T\})$




PLC Automata Example: Sintering Filter with Exception



PLC Automata Semantics

```

1: PROGRAM PLC_P98c_FILTER
2:   state : INT := 0; (* 0: idle, 1:st, 2:rd *)
3:   done   : BOOL;
4:   done   : PT;
5:   IF state = 0 THEN
6:     done := FALSE;
7:   ELSE
8:     done := TRUE;
9:   END_IF;
10:  IF state = 1 THEN
11:    state := 2;
12:    done := TRUE;
13:  ELSE
14:    done := FALSE;
15:  END_IF;
16:  ELSE IF state = 1 THEN
17:    state := 2;
18:  ELSE IF state = 2 THEN
19:    state := 1;
20:  END_IF;
21:  END_IF;
22:  state := 1;
23:  state := 2;
24:  state := 1;
25:  state := 2;
26: END_PROGRAM
    
```



Observables

- Consider $\mathcal{A} = (Q, \Sigma, \delta, q_0 \in \Sigma, S, \Omega, \omega)$.

- The DC formula $\llbracket \mathcal{A} \rrbracket_{DC}$ we construct ranges over the observables
 - $In_A, \mathcal{P}(In_A) = \Sigma$ — values of the inputs
 - $St_A, \mathcal{P}(St_A) = Q$ — current local state
 - $Out_A, \mathcal{P}(Out_A) = \Omega$ — values of the outputs

Overview

$$\mathcal{A} = (Q, \Sigma, \delta, q_0 \in \Sigma, S, \Omega, \omega)$$

- \mathcal{A} arbitrary with $\emptyset \neq A \subseteq \Sigma$.
- $\{q \in A\}$ abbreviates $\{q \in A \mid q_0 \in A\}$.
- $\{St \in A\}$ abbreviates $\{St \in A \mid q_0 \in A\}$.
- $\{Ss \in A\}$ abbreviates $\{Ss \in A \mid q_0 \in A\}$.

- Initial State: $\llbracket \vee [q_0] ; true \rrbracket$ (DC-1)

- Effect of Transitions, unthrew: $\llbracket \neg q \rrbracket ; [q \wedge A] \rightarrow [q \vee \delta(q, A)]$ (DC-2)

- Cycle time: $[q \wedge A] \xrightarrow{\leq} [q \vee \delta(q, A)]$ (DC-3)

- Delays: $Ss(q) > 0 \Rightarrow \llbracket \neg q \rrbracket ; [q \wedge A] \xrightarrow{\leq Ss(q)} [q \vee \delta(q, A \setminus Ss(q))]$ (DC-4)

- Stops: $Ss(q) > 0 \Rightarrow \llbracket \neg q \rrbracket ; [q] ; [q \wedge A]^\tau \xrightarrow{\leq Ss(q)} [q \vee \delta(q, A \setminus Ss(q))]$ (DC-5)

Overview

$$\mathcal{A} = (Q, \Sigma, \delta, q_0 \in \Sigma, S, \Omega, \omega)$$

- \mathcal{A} arbitrary with $\emptyset \neq A \subseteq \Sigma$.
- $\{q \in A\}$ abbreviates $\{q \in A \mid q_0 \in A\}$.
- $\{St \in A\}$ abbreviates $\{St \in A \mid q_0 \in A\}$.
- $\{Ss \in A\}$ abbreviates $\{Ss \in A \mid q_0 \in A\}$.

- Progress from non-delayed inputs: $Ss(q) = 0 \wedge q \notin \delta(q, A) \Rightarrow \llbracket \neg q \rrbracket ; [q \wedge A] \rightarrow \llbracket \neg q \rrbracket$ (DC-6)

- Progress from delayed inputs: $Ss(q) = 0 \wedge q \notin \delta(q, A) \Rightarrow \llbracket \neg q \rrbracket ; [q \wedge A] \rightarrow \llbracket \neg q \rrbracket$ (DC-7)

- Progress from delayed inputs: $Ss(q) > 0 \wedge q \notin \delta(q, A) \Rightarrow \llbracket [q]^{Ss(q)} ; [q \wedge A] \rrbracket \Rightarrow \ell < Ss(q) + 2\ell$ (DC-8)

- Progress from delayed inputs: $Ss(q) > 0 \wedge A \cap Ss(q) = \emptyset \wedge q \notin \delta(q, A) \Rightarrow \llbracket [q \wedge A] \rrbracket \Rightarrow \ell < 2\ell$ (DC-9)

- Progress from delayed inputs: $Ss(q) > 0 \wedge A \cap Ss(q) = \emptyset \wedge q \notin \delta(q, A) \Rightarrow \llbracket \neg q \rrbracket ; [q \wedge A]^\tau \rightarrow \llbracket \neg q \rrbracket$ (DC-10)

Behaviour of the Output and System Start

$$\llbracket [q] \rrbracket \Rightarrow \llbracket \delta(q) \rrbracket \quad \text{(DC-11)}$$

$$[q_0 \wedge A] \xrightarrow{\leq} [q_0 \vee \delta(q_0, A)] \quad \text{(DC-2)}$$

$$Ss(q_0) > 0 \Rightarrow [q_0 \wedge A] \xrightarrow{\leq Ss(q_0)} [q_0 \vee \delta(q_0, A \setminus Ss(q_0))] \quad \text{(DC-4)}$$

$$Ss(q_0) > 0 \Rightarrow [q_0] ; [q_0 \wedge A]^\tau \xrightarrow{\leq Ss(q_0)} [q_0 \vee \delta(q_0, A \setminus Ss(q_0))] \quad \text{(DC-5)}$$

$$Ss(q_0) = 0 \wedge q_0 \notin \delta(q_0, A) \Rightarrow [q_0 \wedge A]^\tau \rightarrow [q_0] \quad \text{(DC-7)}$$

$$Ss(q_0) > 0 \wedge A \cap Ss(q_0) = \emptyset \wedge q_0 \notin \delta(q_0, A) \Rightarrow [q_0 \wedge A]^\tau \xrightarrow{\leq} [q_0] \quad \text{(DC10)}$$

DC Semantics of PLC Automata

Definition 5.3. The Duration Calculus semantics of a PLC Automaton \mathcal{A} is

$$\llbracket \mathcal{A} \rrbracket_{DC} := \bigvee_{\substack{q \in Q, \\ \emptyset \neq A \subseteq \Sigma}} DC1 \wedge \dots \wedge DC11 \wedge DC2' \wedge DC4' \wedge DC5' \wedge DC7' \wedge DC10'.$$

Claim:

- Let P_A be the ST program semantics of \mathcal{A} .
- Let π be a recording over time of then inputs, local states, and outputs of a PLC device running P_A .
- Let \mathcal{I}_A be an encoding of π as an interpretation of In_A, St_A , and Out_A .
- Then $\mathcal{I}_A \models \llbracket \mathcal{A} \rrbracket_{DC}$.
- But not necessarily the other way round.

One Application: Reaction Times

One Application: Reaction Times

- Given a PLC Automaton, one often wants to know whether it guarantees properties of the form

$$[\text{Sck} \in Q \wedge \text{In}_k = \text{emergency_signal}] \xrightarrow{0.1} [\text{Sck} = \text{motor_off}]$$
 ("whenever the emergency signal is observed, the PLC Automaton switches the motor off within at most 0.1 seconds")
- Which is (why?) far from obvious from the PLC Automaton in general.
- We will give a theorem, that allows us to compute an upper bound on such reaction times.
- Then in the above example, we could simply compare this upper bound one against the required 0.1 seconds.

The Reaction Time Problem in General

- Let
 - $\Pi \subseteq Q$ be a set of start states,
 - $A \subseteq \Sigma$ be a set of inputs,
 - $c \in \mathbb{T}$ be a time bound, and
 - $\Pi_{\text{target}} \subseteq Q$ be a set of target states.
- Then we seek to establish properties of the form

$$[\Pi \wedge A] \xrightarrow{c} [\text{Sck} \in \Pi_{\text{target}}],$$
 abbreviated as

$$[\Pi \wedge A] \xrightarrow{c} [\Pi_{\text{target}}].$$

Reaction Time Theorem Premises

- Actually, the reaction time theorem addresses **only the special case**

$$[\Pi \wedge A] \xrightarrow{c} [\text{Sck} \in \Pi_{\text{target}}]$$
 for PLC Automata with

$$\delta(\Pi, A) \subseteq \Pi.$$
- Where the transition function is canonically **extended to sets of start states and inputs**:

$$\delta(\Pi, A) := \{\delta(q, a) \mid q \in \Pi \wedge a \in A\}.$$

Reaction Time Theorem (Special Case $n = 1$)

Theorem 5.6. Let $\mathcal{A} = (Q, \Sigma, \delta, \theta_0, \varepsilon, S_k, S_r, \Omega, \omega)$, $\Pi \subseteq Q$, and $A \subseteq \Sigma$ with

$$\delta(\Pi, A) \subseteq \Pi.$$

Then

$$[\Pi \wedge A] \xrightarrow{c_n} [\delta^n(\Pi, A)]$$

where

$$c_n := \varepsilon + \max\{0\} \cup \{s(\pi, A) \mid \pi \in \Pi \setminus \delta(\Pi, A)\}$$

and

$$s(\pi, A) := \begin{cases} S_r(\pi) + 2\varepsilon & \text{, if } S_r(\pi) > 0 \text{ and } A \cap S_r(\pi) \neq \emptyset \\ \varepsilon & \text{, otherwise.} \end{cases}$$

Reaction Time Theorem (General Case)

Theorem 5.8. Let $\mathcal{A} = (Q, \Sigma, \delta, \theta_0, \varepsilon, S_k, S_r, \Omega, \omega)$, $\Pi \subseteq Q$, and $A \subseteq \Sigma$ with

$$\delta(\Pi, A) \subseteq \Pi.$$

Then for all $n \in \mathbb{N}_0$,


$$[\Pi \wedge A] \xrightarrow{c_n} [\delta^n(\Pi, A)]$$

where

$$c_n := \varepsilon + \max\left\{ \{0\} \cup \sum_{i=1}^k s(\pi_i, A) \mid \begin{array}{l} 1 \leq k \leq n \\ \exists \pi_1, \dots, \pi_k \in \Pi \setminus \delta^n(\Pi, A) \\ \forall j \in \{1, \dots, k-1\} : \\ \pi_{j+1} \in \delta(\pi_j, A) \end{array} \right\}$$

and $s(\pi, A)$ as before.

Methodology: Overview



References

References

[Bauer, 2003] Bauer, N. (2003). *Formale Analyse von Sequential/Function Charts*. PhD thesis, Universitat Dortmund.

[Lukoschus, 2004] Lukoschus, B. (2004). *Compositional Verification of Industrial Control Systems*. PhD thesis, Christian-Albrechts-Universitat zu Kiel.

[Olderog and Dierks, 2008] Olderog, E.-R. and Dierks, H. (2008). *Real-Time Systems - Formal Specification and Automatic Verification*. Cambridge University Press.