

# *Real-Time Systems*

## *Lecture 09: PLC Automata*

2013-05-29

Dr. Bernd Westphal

Albert-Ludwigs-Universität Freiburg, Germany

– 09 – 2013-05-29 – main –

## *Contents & Goals*

### **Last Lecture:**

- DC Implementables.
- A controller for the gas burner.



### **This Lecture:**

- **Educational Objectives:** Capabilities for following tasks/questions.
  - What is the “philosophy” of PLC? What did we generalise/abstract them to?
  - What’s an example for giving a DC semantics for a constructive formalism?
  - How does the proposed approach work, from requirements to a correct implementation with DC?
- **Content:**
  - Programmable Logic Controllers (PLC)  
 (“Speicherprogrammierbare Steuerungen” (SPS))
  - PLC Automata
  - An overapproximating DC semantics for PLCA
  - An reaction time theorem for PLCA

– 09 – 2013-05-29 – Spielim –

## *What is a PLC?*

## *How do PLC look like?*



## What's special about PLC?



– 09 – 2013.05.29 – 5plc –

- microprocessor, memory, **timers**
- digital (or analog) I/O ports
- possibly RS 232, fieldbuses, networking
- robust hardware
- reprogrammable
- **standardised programming model** (IEC 61131-3)

5/50

## Where are PLC employed?




– 09 – 2013.05.29 – 5plc –

- mostly **process automatisation**
  - production lines
  - packaging lines
  - chemical plants
  - power plants
  - electric motors, pneumatic or hydraulic cylinders
  - ...
- not so much: **product automatisation**, there
  - tailored or OTS controller boards
  - embedded controllers
  - ...

6/50

## How are PLC programmed?

- PLC have in common that they operate in a cyclic manner:





- Cyclic operation is repeated until external interruption (such as shutdown or reset).
- Cycle time: typically a few milliseconds. [?]
- Programming for PLC means providing the “compute” part.
- Input/output values are available via designated local variables.

– 09 – 2013-05-29 – 5plc –

7/50

## How are PLC programmed, practically?

- **Example:** reliable, stutter-free train sensor.
  - Assume a track-side sensor with outputs:
    - no\_tr — “no passing train”
    - tr — “a train is passing”
  - Assume that a change from “no\_tr” to “tr” signals arrival of a train. (No spurious sensor values.)
- **Problem:** the sensor may **stutter**, i.e. oscillate between “no\_tr” and “tr” multiple times.
- **Idea:** a stutter **filter** with outputs *N* and *T*, for “no train” and “train passing” (and possibly *X*, for error).  
After arrival of a train, ignore “no\_tr” for 5 seconds.




– 09 – 2013-05-29 – 5plc –

8/50

## Example: Stutter Filter


- Idea:** After arrival of a train, ignore "no\_tr" for 5 seconds.



-09 - 2013-05-29 - 5plc -

9/50

## How are PLC programmed, practically?



```

1: PROGRAM PLC_PRG_FILTER
2: VAR
3:   state : INT := 0; (* 0:=N, 1:=T, 2:=X *)
4:   tmr   : TP; ← time
5: ENDVAR
6:
7: IF state = 0 THEN
8:   %output := N;
9:   IF %input = tr THEN
10:    state := 1;
11:    %output := T;
12:   ELSIF %input = Error THEN
13:    state := 2;
14:    %output := X;
15:   ENDIF
16: ELSIF state = 1 THEN
17:   tmr( IN := TRUE, PT := t#5.0s );
18:   IF (%input = no_tr AND NOT tmr.Q) THEN
19:    state := 0;
20:    %output := N;
21:    tmr( IN := FALSE, PT := t#0.0s );
22:   ELSIF %input = Error THEN
23:    state := 2;
24:    %output := X;
25:    tmr( IN := FALSE, PT := t#0.0s );
26:   ENDIF
27: ENDIF

```

could more  
have some  
effect,  
ignore  
time by  
ε

start/set  
time

duration

intuitive semantics:


- do assignment
- if assignment changed IN from FALSE to TRUE ("rising edge on IN") then set tmr to given duration (N is initially FALSE)

TRUE iff tmr is still running  
(here: if 5s not yet elapsed)

-09 - 2013-05-29 - 5plc -


10/50

# How are PLC programmed, practically?



```

1: PROGRAM PLC_PRG_FILTER
2: VAR
3:   state : INT := 0; (* 0:=N, 1:=T, 2:=X *)
4:   tmr   : TP;
5: ENDVAR
6:
7: IF state = 0 THEN
8:   %output := N;
9:   IF %input = tr THEN
10:    state := 1;
11:    %output := T;
12:   ELSIF %input = Error THEN
13:    state := 2;
14:    %output := X;
15:   ENDIF
16: ELSIF state = 1 THEN
17:   tmr( IN := TRUE, PT := t#5.0s
18:   IF (%input = no_tr AND NOT tmr.Q) THEN
19:    state := 0;
20:    %output := N;
21:    tmr( IN := FALSE, PT := t#0.0s );
22:   ELSIF %input = Error THEN
23:    state := 2;
24:    %output := X;
25:    tmr( IN := FALSE, PT := t#0.0s );
26:   ENDIF
27: ENDIF
    
```



- 09 - 2 - Spic -

## Alternative Programming Languages by IEC 61131-3




Figure 2.2: Implementations of the operation "x becomes y v z" [?]

Tied together by

- Sequential Function Charts (SFC)

Unfortunate: deviations in semantics... [?]




Figure 2.3: Elements of sequential function charts [?]

- 09 - 2013-05-29 - Spic -

## Why study PLC?

- **Note:**  
the discussion here is **not limited** to PLC and IEC 61131-3 languages.
- Any programming language on an operating system with **at least one** real-time clock will do.  
(Where a **real-time clock** is a piece of hardware such that,
  - we can program it to wait for  $t$  time units,
  - we can query whether the set time has elapsed,
  - if we program it to wait for  $t$  time units, it does so with negligible deviation.)
- And strictly speaking, we don't even need "full blown" operating systems.
- PLC are just a formalisation on a good level of abstraction:
  - there are inputs **somehow** available as local variables,
  - there are outputs **somehow** available as local variables,
  - **somehow**, inputs are polled and outputs updated atomically,
  - there is **some** interface to a real-time clock.

## *PLC Automata*

**Definition 5.2.** A **PLC-Automaton** is a structure

$$\mathcal{A} = (Q, \Sigma, \delta, q_0, \varepsilon, S_t, S_e, \Omega, \omega)$$

where

- $(q \in) Q$  is a finite set of **states**,  $q_0 \in Q$  is the **initial state**,
- $(\sigma \in) \Sigma$  is a finite set of **inputs**,
- $\delta : Q \times \Sigma \rightarrow Q$  is the **transition function (!)**,
- $S_t : Q \rightarrow \mathbb{R}_0^+$  assigns a **delay time** to each state,
- $S_e : Q \rightarrow 2^\Sigma$  assigns a set of **delayed inputs** to each state,
- $\Omega$  is a finite, non-empty set of **outputs**,
- $\omega : Q \rightarrow \Omega$  assigns an **output** to each state,
- $\varepsilon$  is an **upper time bound** for the execution cycle.

- 09 - 2013-05-29 - Sprichdef -

PLC Automata Example: Stuttering Filter

$$\mathcal{A} = (Q = \{q_0, q_1\},$$

$$\Sigma = \{\text{tr}, \text{no\_tr}\},$$

$$\delta = \{(q_0, \text{tr}) \mapsto q_1, (q_0, \text{no\_tr}) \mapsto q_0, (q_1, \text{tr}) \mapsto q_1, (q_1, \text{no\_tr}) \mapsto q_0\},$$

$$q_0 = q_0,$$

$$\varepsilon = 0.2,$$

$$S_t = \{q_0 \mapsto 0, q_1 \mapsto 5\},$$


$$S_e = \{q_0 \mapsto \emptyset, q_1 \mapsto \Sigma\},$$

$$\Omega = \{N, T\},$$

$$\omega = \{q_0 \mapsto N, q_1 \mapsto T\})$$

← delay times  
← delayed inputs



"in state  $q \in Q$ ,  
for time  $S_t(q)$  after entering  $q$   
ignore  $S_e(q)$ "  
↑  
don't take any transition on  $S_e(q)$



- 09 - 2013-05-29 - Sprichdef -



# PLC Automata Example: Stuttering Filter with Exception





-09 - 2013-05-29 - Sprichdef -

# PLC Automaton Semantics: *translation to 61131(?)*

```


1: PROGRAM PLC_PRG_FILTER
2: VAR
3:   state : INT := 0; (* 0:=N, 1:=T, 2:=X *)
4:   tmr   : TP;
5: ENDVAR
6:
7: IF state = 0 THEN
8:   %output := N;
9:   IF %input = tr THEN
10:    state := 1;
11:    %output := T;
12:   ELSIF %input = Error THEN
13:    state := 2;
14:    %output := X;
15:   ENDIF
16: ELSIF state = 1 THEN
17:   tmr( IN := TRUE, PT := t#5.0s );
18:   IF (%input = no_tr AND NOT tmr.Q) THEN
19:    state := 0;
20:    %output := N;
21:    tmr( IN := FALSE, PT := t#0.0s );
22:   ELSIF %input = Error THEN
23:    state := 2;
24:    %output := X;
25:    tmr( IN := FALSE, PT := t#0.0s );
26:   ENDIF
27: ENDIF

```



-09 - 2013-05-29 - Sprichdef -

## PLCA Semantics: Examples



– 09 – 2013-05-29 – Spicidref –

18/50

## We assess correctness in terms of cycle time...

...but where does the cycle time come from?


- First of all, ST on the hardware **has** a cycle time
  - so we can **measure** it — if it is larger than  $\epsilon$ , don't use this program on this controller
  - we can **estimate** (approximate) the **WCET** (worst case execution time) — if it's larger than  $\epsilon$ , don't use it, if it's smaller we're safe (Major obstacle: caches, out-of-order execution.)
- Some PLC have a **watchdog**:
  - set it to  $\epsilon$ ,
  - if the current “computing” cycle takes longer,
  - then the watchdog forces the PLC into an error state and signals the error condition

– 09 – 2013-05-29 – Spicidref –

19/50

And what does this have to with DC?


Wait, what is the Plan?



## An Overapproximating DC Semantics for PLC Automata

### Interesting Overall Approach

- Define PLC Automaton syntax (abstract and concrete).
- Define PLC Automaton semantics by translation to ST (structured text).
- Give DC **over-approximation** of PLC Automaton semantics.
- Assess correctness of over-approximation against DC **requirements**.



- **In other words:** we'll define  $\llbracket \mathcal{A} \rrbracket_{DC}$  such that
$$"I \in \llbracket \mathcal{A} \rrbracket" \implies I \models \llbracket \mathcal{A} \rrbracket_{DC}$$
but not necessarily the other way round.
- **In even other words:**  $\llbracket \mathcal{A} \rrbracket \subseteq \{I \mid I \models \llbracket \mathcal{A} \rrbracket_{DC}\}$ .

## Observables

- Consider

$$\mathcal{A} = (Q, \Sigma, \delta, q_0, \varepsilon, S_t, S_e, \Omega, \omega).$$

- The DC formula  $\llbracket \mathcal{A} \rrbracket_{DC}$  we construct ranges over the observables
  - $\text{In}_{\mathcal{A}}, \mathcal{D}(\text{In}_{\mathcal{A}}) = \Sigma$  — values of the **inputs**
  - $\text{St}_{\mathcal{A}}, \mathcal{D}(\text{St}_{\mathcal{A}}) = Q$  — current **local state**
  - $\text{Out}_{\mathcal{A}}, \mathcal{D}(\text{Out}_{\mathcal{A}}) = \Omega$  — values of the **outputs**

## Overview

$$\mathcal{A} = (Q, \Sigma, \delta, q_0, \varepsilon, S_t, S_e, \Omega, \omega)$$

- $A$  arbitrary with  $\emptyset \neq A \subseteq \Sigma$ ,
- $\llbracket q \wedge A \rrbracket$  abbreviates  $\llbracket \text{St}_{\mathcal{A}} = q \wedge \text{In}_{\mathcal{A}} \in A \rrbracket$ ,
- $\delta(q, A)$  abbreviates  $\text{St}_{\mathcal{A}} \in \{\delta(q, a) \mid a \in A\}$ .

- Initial State:**

$$\llbracket \rrbracket \vee \llbracket q_0 \rrbracket ; \text{true} \quad (\text{DC-1})$$

- Effect of Transitions, untimed:**

$$\llbracket \neg q \rrbracket ; \llbracket q \wedge A \rrbracket \longrightarrow \llbracket q \vee \delta(q, A) \rrbracket \quad (\text{DC-2})$$

- Cycle time:**

$$\llbracket q \wedge A \rrbracket \xrightarrow{\varepsilon} \llbracket \underbrace{q}_{\text{true}} \vee \delta(q, A) \rrbracket \quad (\text{DC-3})$$

- Delays:**

$$S_t(q) > 0 \implies \llbracket \neg q \rrbracket ; \llbracket q \wedge A \rrbracket \xrightarrow{\leq S_t(q)} \llbracket q \vee \delta(q, A \setminus S_e(q)) \rrbracket \quad (\text{DC-4})$$

$$S_t(q) > 0 \implies \llbracket \neg q \rrbracket ; \llbracket q \rrbracket ; \llbracket q \wedge A \rrbracket \xrightarrow{\leq S_t(q)} \llbracket q \vee \delta(q, A \setminus S_e(q)) \rrbracket \quad (\text{DC-5})$$

# Overview

$$\mathcal{A} = (Q, \Sigma, \delta, q_0, \varepsilon, S_t, S_e, \Omega, \omega)$$

- $A$  arbitrary with  $\emptyset \neq A \subseteq \Sigma$ ,
- $\lceil q \wedge A \rceil$  abbreviates  $\lceil \text{St}_{\mathcal{A}} = q \wedge \text{In}_{\mathcal{A}} \in A \rceil$ ,
- $\delta(q, A)$  abbreviates  $\text{St}_{\mathcal{A}} \in \{\delta(q, a) \mid a \in A\}$ .

• **Progress from non-delayed inputs:**

$$S_t(q) = 0 \wedge q \notin \delta(q, A) \implies \Box(\lceil q \wedge A \rceil \implies \ell < 2\varepsilon) \quad (\text{DC-6})$$


$$S_t(q) = 0 \wedge q \notin \delta(q, A) \implies \lceil \neg q \rceil ; \lceil q \wedge A \rceil^\varepsilon \longrightarrow \lceil \neg q \rceil \quad (\text{DC-7})$$

• **Progress from delayed inputs:**

$$S_t(q) > 0 \wedge q \notin \delta(q, A) \implies \Box(\lceil q \rceil^{S_t(q)} ; \lceil q \wedge A \rceil \implies \ell < S_t(q) + 2\varepsilon) \quad (\text{DC-8})$$



$$S_t(q) > 0 \wedge A \cap S_e(q) = \emptyset \wedge q \notin \delta(q, A) \implies \Box(\lceil q \wedge A \rceil \implies \ell < 2\varepsilon) \quad (\text{DC-9})$$

$$S_t(q) > 0 \wedge A \cap S_e(q) = \emptyset \wedge q \notin \delta(q, A) \implies \lceil \neg q \rceil ; \lceil q \wedge A \rceil^\varepsilon \longrightarrow \lceil \neg q \rceil \quad (\text{DC-10})$$



- 09 - 2013-05-29 - Spidec -

## Effect of Transitions, untimed




$$\lceil \neg q \rceil ; \lceil q \wedge A \rceil \longrightarrow \lceil q \vee \delta(q, A) \rceil \quad (\text{DC-2})$$

$\lceil q_1 \wedge A \rceil$ holds in	with input	After	state	output
$[t_0, t_1]$	$A = \{\text{no\_tr}\}$	$t_1$	$\{q_1\}$	$\{N\}$
$[t_0, t_2]$	$A = \{\text{no\_tr}, \text{tr}\}$	$t_2$	$\{q_1\}$	$\{N, T\}$
$[t_0, t_3]$	$A = \{\text{no\_tr}, \text{tr}\}$	$t_3$	$\{q_1, q_2\}$	$\{N, T\}$
$[t_0, t_4]$	$A = \{\text{no\_tr}, \text{tr}\}$	$t_4$	$\{q_1, q_2\}$	$\{N, T\}$
$[t_0, t_5]$	$A = \{\text{no\_tr}, \text{tr}, \text{Error}\}$	$t_5$	$\{q_1, q_2, q_3\}$	$\{N, T, X\}$
$[t_0, t_6]$	$A = \{\text{no\_tr}, \text{tr}, \text{Error}\}$	$t_6$	$\{q_1, q_2, q_3\}$	$\{N, T, X\}$

- 09 - 2013-05-29 - Spidec -

## Cycle Time




$$\lceil q \wedge A \rceil \xrightarrow{\varepsilon} \lceil q \vee \delta(q, A) \rceil \quad (\text{DC-3})$$

$\lceil q_1 \wedge A \rceil$ holds in	with input	After	state	output
$[t_1, t_2]$	$A = \{\text{no\_tr}, \text{tr}\}$	$t_2$	$\{q_1, q_2\}$	$\{N, T\}$
$[t_2, t_3]$	$A = \{\text{no\_tr}, \text{tr}\}$	$t_3$	$\{q_1, q_2\}$	$\{N, T\}$
$[t_3, t_4]$	$A = \{\text{no\_tr}\}$	$t_4$	$\{q_1\}$	$\{N\}$
$[t_4, t_5]$	$A = \{\text{no\_tr}, \text{Error}\}$	$t_5$	$\{q_1, q_3\}$	$\{N, X\}$
$[t_5, t_6]$	$A = \{\text{Error}\}$	$t_6$	$\{q_1, q_3\}$	$\{N, X\}$

- 09 - 2013-05-29 - Spicic -

28/50

## Delays




$$S_t(q) > 0 \implies \lceil \neg q \rceil ; \lceil q \wedge A \rceil \xrightarrow{\leq S_t(q)} \lceil q \vee \delta(q, A \setminus S_e(q)) \rceil \quad (\text{DC-4})$$

$\lceil q_1 \wedge A \rceil$ holds in	with input	After	state	output
$[t_0, t_1]$	$A = \{\text{no\_tr}\}$	$t_1$	$\{q_2\}$	$\{T\}$
$[t_0, t_2]$	$A = \{\text{no\_tr}, \text{tr}\}$	$t_2$	$\{q_2\}$	$\{T\}$
$[t_0, t_3]$	$A = \{\text{no\_tr}, \text{tr}, \text{Error}\}$	$t_3$	$\{q_2, q_3\}$	$\{T, X\}$
$[t_0, t_4]$	$A = \{\text{no\_tr}, \text{tr}, \text{Error}\}$	$t_4$	$\{q_2, q_3\}$	$\{T, X\}$
$[t_0, t_5]$	$A = \{\text{no\_tr}, \text{tr}, \text{Error}\}$	$t_5$	$\{q_2, q_3\}$	$\{T, X\}$
$[t_0, t_6]$	$A = \{\text{no\_tr}, \text{tr}, \text{Error}\}$	$t_6$	$\{q_2, q_3\}$	$\{T, X\}$

- 09 - 2013-05-29 - Spicic -

29/50

## Delays




$$S_t(q) > 0 \implies [\neg q]; [q]; [q \wedge A]^\varepsilon \xrightarrow{\leq S_t(q)} [q \vee \delta(q, A \setminus S_e(q))] \quad (\text{DC-5})$$

$[q_1 \wedge A]$ holds in	with input	After	state	output
$[t_1, t_2]$	$A = \{\text{no\_tr}, \text{tr}\}$	$t_2$	$\{q_2\}$	$\{T\}$
$[t_2, t_3]$	$A = \{\text{tr}, \text{Error}\}$	$t_3$	$\{q_2, q_3\}$	$\{T, X\}$
$[t_3, t_4]$	$A = \{\text{no\_tr}, \text{Error}\}$	$t_4$	$\{q_2, q_3\}$	$\{T, X\}$
$[t_4, t_5]$	$A = \{\text{no\_tr}\}$	$t_5$	$\{q_2\}$	$\{T\}$
$[t_5, t_6]$	$A = \{\text{no\_tr}, \text{Error}\}$	$t_6$	$\{q_2, q_3\}$	$\{T, X\}$

-09 - 2013-05-29 - Spicic -

30/50

## Progress from non-delayed inputs



$$S_t(q) = 0 \wedge q \notin \delta(q, A) \implies \Box([q \wedge A] \implies \ell < 2\varepsilon) \quad (\text{DC-6})$$

$$S_t(q) = 0 \wedge q \notin \delta(q, A) \implies [\neg q]; [q \wedge A]^\varepsilon \longrightarrow [\neg q] \quad (\text{DC-7})$$


- Due to (DC-6):
  - $t_5 - t_4 < 2\varepsilon$
  - $t_3 - t_2 < 2\varepsilon$
- Due to (DC-7):
  - $t_1 - t_0 < \varepsilon$

-09 - 2013-05-29 - Spicic -

31/50



## Progress from delayed inputs



$$S_t(q) > 0 \wedge q \notin \delta(q, A) \implies \Box([\neg q]^{S_t(q)}; [q \wedge A] \implies \ell < S_t(q) + 2\varepsilon) \quad (\text{DC-8})$$

$$S_t(q) > 0 \wedge A \cap S_e(q) = \emptyset \wedge q \notin \delta(q, A) \implies \Box([q \wedge A] \implies \ell < 2\varepsilon) \quad (\text{DC-9})$$

$$S_t(q) > 0 \wedge A \cap S_e(q) = \emptyset \wedge q \notin \delta(q, A) \implies [\neg q]; [q \wedge A]^\varepsilon \longrightarrow [\neg q] \quad (\text{DC-10})$$

- Due to (DC-8):
  - $t_5 - t_4 < 2\varepsilon$
- Due to (DC-9):
  - $t_3 - t_2 < 2\varepsilon$
- Due to (DC-10):
  - $t_1 - t_0 < \varepsilon$

32/50

## Behaviour of the Output and System Start

$$\Box([\neg q] \implies [\omega(q)]) \quad (\text{DC-11})$$

$$[q_0 \wedge A] \longrightarrow_0 [q_0 \vee \delta(q_0, A)] \quad (\text{DC-2'})$$

$$S_t(q_0) > 0 \implies [q_0 \wedge A] \xrightarrow{\leq S_t(q_0)}_0 [q_0 \vee \delta(q_0, A \setminus S_e(q_0))] \quad (\text{DC-4'})$$

$$S_t(q_0) > 0 \implies [q_0]; [q_0 \wedge A]^\varepsilon \xrightarrow{\leq S_t(q_0)}_0 [q_0 \vee \delta(q_0, A \setminus S_e(q_0))] \quad (\text{DC-5'})$$

$$S_t(q_0) = 0 \wedge q_0 \notin \delta(q_0, A) \implies [q_0 \wedge A]^\varepsilon \longrightarrow_0 [\neg q_0] \quad (\text{DC-7'})$$

$$S_t(q_0) > 0 \wedge A \cap S_e(q_0) = \emptyset \wedge q_0 \notin \delta(q_0, A) \implies [q_0 \wedge A]^\varepsilon \longrightarrow_0 [\neg q_0] \quad (\text{DC-10'})$$

33/50

**Definition 5.3.**

The **Duration Calculus semantics** of a PLC Automaton  $\mathcal{A}$  is

$$\begin{aligned} \llbracket \mathcal{A} \rrbracket_{DC} := & \bigwedge_{\substack{q \in Q, \\ \emptyset \neq A \subseteq \Sigma}} DC-1 \wedge \dots \wedge DC-11 \wedge DC-2' \wedge DC-4' \\ & \wedge DC-5' \wedge DC-7' \wedge DC-10'. \end{aligned}$$

**Claim:**

- Let  $P_{\mathcal{A}}$  be the ST program semantics of  $\mathcal{A}$ .
- Let  $\pi$  be a recording over time of then inputs, local states, and outputs of a PLC device running  $P_{\mathcal{A}}$ .
- Let  $\mathcal{I}_{\pi}$  be an encoding of  $\pi$  as an interpretation of  $\text{In}_{\mathcal{A}}$ ,  $\text{St}_{\mathcal{A}}$ , and  $\text{Out}_{\mathcal{A}}$ .
- Then  $\mathcal{I}_{\pi} \models \llbracket \mathcal{A} \rrbracket_{DC}$ .
- But not necessarily the other way round.

### *One Application: Reaction Times*

## One Application: Reaction Times

- Given a PLC-Automaton, one often wants to know whether it guarantees properties of the form

$$[\text{St}_A \in Q \wedge \text{In}_A = \text{emergency\_signal}] \xrightarrow{0.1} [\text{St}_A = \text{motor\_off}]$$

(“**whenever** the **emergency signal** is observed, the PLC Automaton switches the **motor off within at most** 0.1 seconds”)

- Which is (**why?**) for from obvious from the PLC Automaton in general.
- We will give a theorem, that allows us to compute an upper bound on such reaction times.
- Then in the above example, we could simply compare this upper bound one against the required 0.1 seconds.

## The Reaction Time Problem in General

- Let
  - $\Pi \subseteq Q$  be a set of **start states**,
  - $A \subseteq \Sigma$  be a set of **inputs**,
  - $c \in \text{Time}$  be a **time bound**, and
  - $\Pi_{\text{target}} \subseteq Q$  be a set of **target states**.
- Then we seek to establish properties of the form

$$[\text{St}_A \in \Pi \wedge \text{In}_A \in A] \xrightarrow{c} [\text{St}_A \in \Pi_{\text{target}}],$$

abbreviated as

$$[\Pi \wedge A] \xrightarrow{c} [\Pi_{\text{target}}].$$

## Reaction Time Theorem Premises

- Actually, the reaction time theorem addresses **only** the **special case**

$$[\Pi \wedge A] \xrightarrow{c_n} \underbrace{[\delta^n(\Pi, A)]}_{=\Pi_{target}}$$


for PLC Automata with

$$\delta(\Pi, A) \subseteq \Pi.$$

- Where the transition function is canonically **extended** to **sets** of start states and inputs:

$$\delta(\Pi, A) := \{\delta(q, a) \mid q \in \Pi \wedge a \in A\}.$$

## Premise Examples



### Examples:

- $\Pi = \{N, T\}, A = \{\text{no\_tr}\}$ 
  - $\delta(\Pi, A) = \{N\} \subseteq \Pi$
- $\Pi = \{N, T, X\}, A = \{\text{Error}\}$ 
  - $\delta(\Pi, A) = \{X\} \subseteq \Pi$
- $\Pi = \{T\}, A = \{\text{no\_tr}\}$ 
  - $\delta(\Pi, A) = \{N\} \not\subseteq \Pi$

## Reaction Time Theorem (Special Case $n = 1$ )

**Theorem 5.6.** Let  $\mathcal{A} = (Q, \Sigma, \delta, q_0, \varepsilon, S_t, S_e, \Omega, \omega)$ ,  $\Pi \subseteq Q$ , and  $A \subseteq \Sigma$  with

$$\delta(\Pi, A) \subseteq \Pi.$$

Then

$$[\Pi \wedge A] \xrightarrow{c} \underbrace{[\delta(\Pi, A)]}_{=\Pi_{target}}$$

where

$$c := \varepsilon + \max(\{0\} \cup \{s(\pi, A) \mid \pi \in \Pi \setminus \delta(\Pi, A)\})$$

and

$$s(\pi, A) := \begin{cases} S_t(\pi) + 2\varepsilon & , \text{ if } S_t(\pi) > 0 \text{ and } A \cap S_e(\pi) \neq \emptyset \\ \varepsilon & , \text{ otherwise.} \end{cases}$$

## Reaction Time Theorem: Example 1

(1)  $[\{N, T\} \wedge \{\text{no\_tr}\}] \xrightarrow{5+3\varepsilon} [N]:$

## Reaction Time Theorem: Example 2

(2)  $\llbracket \{N, T, X\} \wedge \{\text{Error}\} \rrbracket \xrightarrow{2\varepsilon} \llbracket X \rrbracket$ :

## Monotonicity of Generalised Transition Function

- Define

$$\delta^0(\Pi, A) := \Pi, \quad \delta^{n+1}(\Pi, A) := \delta(\delta^n(\Pi, A), A).$$

- **If** we have  $\delta(\Pi, A) \subseteq \Pi$ , then we have

$$\delta^{n+1}(\Pi, A) \subseteq \delta^n(\Pi, A) \subseteq \dots \subseteq \underbrace{\delta(\delta(\Pi, A), A)}_{=\delta^2(\Pi, A)} \subseteq \delta(\Pi, A) \subseteq \Pi$$

i.e. the sequence is a **contraction**.

- (Because the extended transition function has the following (not so surprising) **monotonicity** property:


### Proposition 5.4.

$\Pi \subseteq \Pi' \subseteq Q$  and  $A \subseteq A' \subseteq \Sigma$  implies  $\delta(\Pi, A) \subseteq \delta(\Pi', A')$ .

## Contraction Examples

### Examples:

- $\Pi = \{N, T\}$ ,  $A = \{\text{no\_tr}\}$ 
  - $\delta^0(\Pi, A) = \{N, T\}$
  - $\delta(\delta^0(\Pi, A), A) = \{N\} \subseteq \Pi$
  - $\delta^n(\delta^0(\Pi, A), A) = \{N\}$
- $\Pi = \{N, T, X\}$ ,  $A = \{\text{Error}\}$ 
  - $\delta^0(\Pi, A) = \{N, T, X\}$
  - $\delta(\delta^0(\Pi, A), A) = \{X\} \subseteq \Pi$
  - $\delta^n(\delta^0(\Pi, A), A) = \{X\}$
- $\Pi = \{T\}$ ,  $A = \{\text{no\_tr}\}$ 
  - $\delta(\Pi, A) = \{N\} \not\subseteq \Pi$



0.2s

## Reaction Time Theorem (General Case)

**Theorem 5.8.** Let  $\mathcal{A} = (Q, \Sigma, \delta, q_0, \varepsilon, S_t, S_e, \Omega, \omega)$ ,  $\Pi \subseteq Q$ , and  $A \subseteq \Sigma$  with

$$\delta(\Pi, A) \subseteq \Pi.$$

Then for all  $n \in \mathbb{N}_0$ ,

$$[\Pi \wedge A] \xrightarrow{c_n} \underbrace{[\delta^n(\Pi, A)]}_{=\Pi_{target}}$$

where

$$c_n := \varepsilon + \max(\$$

$$\left. \left\{ 0 \right\} \cup \left\{ \sum_{i=1}^k s(\pi_i, A) \mid \begin{array}{l} 1 \leq k \leq n \wedge \\ \exists \pi_1, \dots, \pi_k \in \Pi \setminus \delta^n(\Pi, A) \\ \forall j \in \{1, \dots, k-1\}: \\ \pi_{j+1} \in \delta(\pi_j, A) \end{array} \right\} \right)$$

and  $s(\pi, A)$  as before.

## Proof Idea of Reaction Time Theorem

(by contradiction)

- Assume, we would **not** have

$$\lceil \Pi \wedge A \rceil \xrightarrow{c_n} \lceil \delta^n(\Pi, A) \rceil.$$

- This is equivalent to **not** having

$$\neg(\text{true} ; \lceil \Pi \wedge A \rceil^{c_n} ; \lceil \neg \delta^n(\Pi, A) \rceil ; \text{true})$$

- Which is equivalent to having

$$\text{true} ; \lceil \Pi \wedge A \rceil^{c_n} ; \lceil \neg \delta^n(\Pi, A) \rceil ; \text{true}.$$


- Using finite variability, (DC-2), (DC-3), (DC-6), (DC-7), (DC-8), (DC-9), and (DC-10) we can show that the duration of  $\lceil \Pi \wedge A \rceil$  is strictly smaller than  $c_n$ .

## *Methodology: Overview*



# Methodology

Full DC    DC Implementables    PLC-Automata    IEC 61131-3    Binary



- 09 - 2013-05-29 - Smeth -

## References

- 09 - 2013-05-29 - main -

