

Real-Time Systems


Lecture 19: Quasi-Equal Clocks

20/8/01-25

Dr. Bernd Westphal

Albert-Ludwigs-Universität Freiburg, Germany

WFAS Self-Monitoring




3/6

Motivation

2/11


Experiments (4 □ not detected)



4/11

WFAS Self-Monitoring


- Periodically, each sensor sends a "Hi master, I'm still here" message to its master.
- If a master misses that message from one of its sensors, report incidence.
- To avoid **message collision**, employ a TDMA (time division multiple access) scheme.



3/11

A Closer Look

- Option 1: well, that's exponential space complexity, we need to accept that
- Option 2: take a closer look



5/11

- Quasi-Equal Clocks
 - ↳ Definition Properties
 - OCE Clock Reduction
 - ↳ The simple, and wrong approach
 - ↳ Transformation example
 - ↳ Experiments
 - ↳ Simple and Complex Edges
 - ↳ Transformation schemes
 - Correctness of the Transformation
 - Execution Bifurcation Proofs
 - Proof of OCE-Correctness
 - ↳ a particular weak bisimulation relation
 - More Experiments

6/16

Quasi-Equal Clocks

7/16

Quasi-Equal Clocks


Definition. Let N be a network of timed automata with clocks X . Two clocks $x, y \in X$ are called **quasi equal** (denoted by $x \sim y$) if and only if for all **executable configurations** of N, τ and j , are equal or at least one has value 0, i.e.

$$\forall (i, \tau, \tau_0) \in \text{Paths}(N) \forall t \in \mathbb{N}_0 \bullet \tau \models (x = y \vee x = 0 \vee y = 0).$$

8/16

Example

$$\forall (i, \tau_0) \bullet \tau_0 \dots \in \text{Paths}(N) \forall t \in \mathbb{N}_0 \bullet \tau \models (x = y \vee x = 0 \vee y = 0).$$



9/16

Properties of Quasi-Equality

$$\forall (i, \tau_0) \bullet \tau_0 \dots \in \text{Paths}(N) \forall t \in \mathbb{N}_0 \bullet \tau \models (x = y \vee x = 0 \vee y = 0).$$


Lemma. Quasi-Equality is an equivalence relation.

- Proof:**
- reflexive: obvious.
 - symmetric: obvious.
 - transitive: a bit tricky (induction over a stronger property).

10/16

Quasi-Equal Clock Reduction




11/16



Behaviour:

$$\langle 1, 0, 0 \rangle \xrightarrow{z=0} \langle 1, 0, 1 \rangle \xrightarrow{z=1} \langle 1, 0, 0 \rangle$$


$$\langle 1, 0, 0 \rangle \xrightarrow{z=0} \langle 1, 1, 0 \rangle \xrightarrow{z=1} \langle 1, 0, 0 \rangle$$



Definition. An edge $e = (L, \alpha, \varphi, F, L')$ resetting at least one quasi-equal clock is called **simple edge** if and only if the following conditions are satisfied:


- $\alpha = \tau$, $\varphi = (x \geq b)$, $F = (x = 0)$, for some constant c and local clock x .
- $L'(i) = (a \leq c)$
- e is **pre** and **post-delayed** and
- e is the only edge with source L .

Otherwise e is called **complex edge**.



- Given a network N of timed automata, the **variables and channels of OE transformation** of N are obtained by the following procedure:
 - remove all quasi-equal clocks from N .
 - for each equivalence class of quasi-equal clocks γ , add a fresh clock γ_i to N^*
 - add a fresh boolean variable l_i to N^*
 - for each quasi-equal clock τ in N , initial value: $l_i := 1$.
 - add a fresh channel ready_i to N^* .

Transformation Scheme (for Simple Edges)



18.6

Constraint Transformation Γ

Definition: Let N be a network. Let $Y, W \in \mathcal{EC}_N$ be sets of quasi-equal docks of N , $x \in Y$ and $y \in W$ clocks.

Given a clock constraint φ_{AB} , we define:

$$\Gamma_0(\varphi_{AB}) := \begin{cases} ((xy \sim c \wedge t_y) \vee (0 \sim c \wedge \neg t_x)) & , \text{ if } \varphi_{AB} = x \sim c, \\ ((xy \sim xW \sim c \wedge t_x \wedge t_y) \vee (0 \sim xW \sim c \wedge \neg t_x \wedge t_y) \vee (xy \sim 0 \sim c \wedge t_x \wedge \neg t_y) \vee (0 \sim c \wedge \neg t_x \wedge \neg t_y)) & , \text{ if } \varphi_{AB} = x - y \sim c, \\ \Gamma_0(\varphi) \wedge \Gamma_0(\varphi_2) & , \text{ if } \varphi_{AB} = \varphi_1 \wedge \varphi_2. \end{cases}$$


Then $\Gamma(\varphi_{AB} \wedge \psi_{AB}) := \Gamma_0(\varphi_{AB}) \wedge \psi_{AB}$.

Here \mathcal{EC}_N is the set of equivalence classes of quasi-equal docks in N .

19.6


Resetter Construction (for Simple Edges)

- For each equivalence class $\underline{Y} = \{Y_1, \dots, Y_n\} \in \mathcal{EC}_N$ add a resetter R_Y to N' :



20.6

Transformation Example (for Complex Edges)



21.6

Correctness of the Transformation

22.6


22.6

QE-Transformation Correctness

Theorem: Let N be a network of timed automata and CF a configuration formula over N . Then

$$\underline{N} \models \exists y \exists CF \iff \underline{N'} \models \exists y \exists CF$$

23.6



Definition. Let $N = (A, \dots, A_1)$ be a network with equivalence classes of quasi-equal clocks $\mathcal{EC}_N = \{1, \dots, m_1\}$ and ρ a basic formula over N .

$\Omega_N(\beta) =$

- If $\beta = \mathcal{A}L\mathcal{L}$, $(L, \alpha, \varphi, (x := 0), \rho)$ simple.
- If $\beta = \mathcal{A}L\rho$, $(L, \alpha, \varphi, (x := 0), \rho)$ simple.
- If $\beta \in \{A, L, A, L^T\}$, $(L, \alpha, \varphi, F, \rho)$ not simple.


$\Gamma(\beta)(x) = (L \vee x) \mid x \in X^T \in \mathcal{EC}_N$, # $\beta = \varphi_{\text{old}} \wedge \varphi_{\text{new}}$.

$\Omega(CP) = \exists \beta_1, \dots, \beta_n (X \wedge \Omega(\beta_1) \bullet \text{Bad}(CP) \wedge K_N, \text{ where}$

$$K_N := \bigwedge_{\substack{1 \leq i \leq n \\ L \in \mathcal{L}_{\text{simple}}}} K(x) : (x := 0) \implies \bigvee_{\substack{(L, \alpha, \varphi, (x := 0), \rho) \in \text{SimpleQueries}(A) \\ (L, \alpha, \varphi, F, \rho) \in \text{SimpleQueries}(A)}}} (L \wedge \text{Bad}(R_i))$$


By structural induction Ω_N transforms configuration formulas CP .

Example



- $N' \models \exists 0 \text{ stable} \wedge \text{StDone}$
- $N'' \models \exists 0 (\exists \beta_0, \beta_1 \bullet (\text{Solid}(\beta_0) \wedge \text{StDone}(\beta_1) \wedge \beta_0 \wedge \beta_1 \implies (\text{Solid}(\beta_0) \wedge \beta_1) \implies (\text{Stable}(\beta_0))))$

Example



- $N' \models \exists 0 (\exists \beta_0, \beta_1 \bullet (\beta_0 \wedge \beta_1 \implies 0)) \wedge \beta_1 > 0$
- $N'' \models \exists 0 (\exists \beta_0, \beta_1 \bullet (\beta_0 \wedge \beta_1 \implies 0 \wedge (\beta_0 \vee \beta_1) \vee (0 > 0 \wedge \neg(\beta_0 \vee \beta_1))))$

Bisimulation Proofs

Proof Sketch

- Use a weak bisimulation relation – the basic idea.
 - Let $T = (\text{Conf}, A, \{\lambda\}, \lambda \in A)$, $(C_{\text{old}}, i, i = 1, 2)$ be labelled transition systems with (for simplicity) $C_{\text{old}} = \{\text{old}\}$.
 - A relation $R \subseteq \text{Conf} \times \text{Conf}$ is called **weak bisimulation** if and only if
 - the initial configurations are related, i.e. $(\text{conf}_1, \text{conf}_2) \in R$
 - two related configurations satisfy the same terms, i.e.

$$\forall \alpha, \beta, \text{term} \bullet (\alpha, \beta) \in R \implies (\alpha \models \text{term} \iff \beta \models \text{term})$$
 - given two related configurations $(c_1, c_2) \in R$
 - if T has a λ -transition from c_1 to some c'_1 , then T_2 has λ - and λ' -transitions from c_2 to a related c'_2 , i.e.

$$\forall c'_1 \bullet c_1 \xrightarrow{\lambda} c'_1 \implies \exists c'_2 \bullet c_2 \xrightarrow{\lambda} c'_2 \wedge (c'_1, c'_2) \in R$$
 - similarly for T_2 to T_1 , i.e.





$$\forall c'_2 \bullet c_2 \xrightarrow{\lambda'} c'_2 \implies \exists c'_1 \bullet c_1 \xrightarrow{\lambda'} c'_1 \wedge (c'_1, c'_2) \in R$$
- T_1 and T_2 are called **weakly bisimilar** if there exists a weak bisimulation for T_1, T_2 .

Once Again

- $(\text{conf}_1, \text{conf}_2) \in R$
 - $\forall \alpha, \beta, \text{term} \bullet (\alpha, \beta) \in R \implies (\alpha \models \text{term} \iff \beta \models \text{term})$
 - for all $(c_1, c_2) \in R$
 - T_1 can simulate transitions of T_2 :

$$\begin{array}{ccc} c_1 & \xrightarrow{\lambda} & c'_1 \\ R & & R \\ c_2 & & c'_2 \end{array} \implies \begin{array}{ccc} c_1 & \xrightarrow{\lambda} & c'_1 \\ R & & R \\ c_2 & \xrightarrow{\lambda'} & c'_2 \end{array}$$
 - T_2 can simulate transitions of T_1 :

$$\begin{array}{ccc} c_1 & \xrightarrow{\lambda} & c'_1 \\ R & & R \\ c_2 & & c'_2 \end{array} \implies \begin{array}{ccc} c_1 & \xrightarrow{\lambda} & c'_1 \\ R & & R \\ c_2 & \xrightarrow{\lambda'} & c'_2 \end{array}$$
- (using any finite number of λ -transitions in between)



Another Weak Bisimulation Relation Notion

Definition. [Weak Bisimulation]
 Networks N, N' are called weakly bisimilar if and only if there is a weak bisimulation relation $QE \subseteq \text{Con}(N) \times \text{Con}(N')$ such that:

- (i) $\forall s \in \text{Con}(N) \exists r' \in \text{Con}(N') \bullet (s, r') \in QE$
- (ii) $\forall r' \in \text{Con}(N') \exists s \in \text{Con}(N) \bullet (s, r') \in QE$
- (iii) $\forall CP \in \text{Con}(N) \bullet (s, r) \in QE \bullet \bullet \implies r \Vdash \Omega(CP)$
- (iv) $\forall (s, r) \in QE \bullet \bullet \implies \exists s' \in \text{Con}(N) \bullet (s, s') \in QE \wedge s' \Vdash CP$
- (v) $\forall (s, r) \in QE \bullet \bullet \implies \exists r' \in \text{Con}(N') \bullet (s, r') \in QE \wedge r' \Vdash CP$

Here, $r \xrightarrow{\Delta} r'$ \wedge $r' \Vdash \Omega(CP) \implies \exists s' \bullet s \xrightarrow{\Delta} s' \bullet (s, s') \in QE$

What is It Good For?

Let form be a term over two weakly bisimilar networks N and N' .


- Claim: $N \models \exists \text{form} \iff N' \models \exists \text{form}$.
- Proof:
 - Because N and N' are weakly bisimilar, there is a simulation relation R .
 - Direction " \implies ": Let $N' \models \exists \text{form}$.
 - This there is a computation path $\sigma_1, \sigma_2 \xrightarrow{\Delta} \sigma_1, \sigma_2 \dots \sigma_n, \sigma_n$ with $\sigma_n \models \text{form}$.
 - Induction over length of path:
 - Case $n = 0$: Then $\sigma_1 \models \text{form}$ and σ_1 is an initial configuration.
 - Thus $\sigma_1 \models \text{form}$ is reduced by (i) and thus $\sigma_1 \models \text{form}$ by (ii).
 - Case $n > 0$: Let $\sigma_1, \sigma_2 \xrightarrow{\Delta} \sigma_1, \sigma_2 \dots \sigma_n, \sigma_n$, there is by induction hypothesis an n -reduced configuration $\sigma_{2,n}, \sigma_n \geq n$, denoted N' .
 - By (iii), there is a configuration $\sigma_{2,n}$ which is R -related to $\sigma_{1,n+1}$, and reachable from $\sigma_{2,n}$, thus by (b), $\sigma_{1,n+1} \models \text{form}$.
 - Direction " \impliedby ": similar.

A Weak Bisimulation Relation for QE-Transformation

- Let N be a network of timed automata and N' the network obtained by QE-transformation of N . Then $QE \subseteq \text{Con}(N) \times \text{Con}(N')$ defined as follows is a weak bisimulation relation


$QE((s_1, s_2)) = \{r = ((r_1, \dots, r_n), (r'_1, \dots, r'_n)) \mid \forall i \in \{1, \dots, n\} \bullet$

- (6.2.1) $\forall x \in V(N) \bullet \omega_i(x) = \omega'_i(x)$
- (6.2.2) $\forall i \leq 1 \leq n \bullet$
 - (6.2.2a) $(\tau \in E_i \bullet \tau \in E'_i \wedge \forall x \in X_i \bullet \tau(x) = \tau'(x) \wedge \tau(x) = \tau'(x)) \implies \tau \Vdash \Omega(CP) \wedge \tau' \neq \text{form}$
 - (6.2.2b) $(\tau \in E_i \bullet \tau \in E'_i \wedge \forall x \in X_i \bullet \tau(x) = \tau'(x) \wedge \tau(x) = \tau'(x)) \implies \exists \tau' \in \text{Con}(N) \bullet (\tau, \tau') \in QE \wedge \tau' \Vdash CP$
- (6.2.3) $\forall \tau \in E_i \bullet \tau \in E'_i \implies \exists (r_1, \sigma_1, r', \tau') \in \text{SimpleBisim}(N, N') \bullet \tau, \tau' = r$
- (6.2.4) $\forall \tau \in E_i \bullet \tau \in E'_i \implies \exists (r, \tau', r', \sigma_1) \in \text{SimpleBisim}(N, N') \bullet \tau, \tau' = r'$




34.6

Proof of Having Indeed a Bisimulation




- $s \xrightarrow{\Delta} s'$ for $r \xrightarrow{\Delta'} r'$
- Cases:
 - delay $d > 0$
 - first simple edge
 - other simple edge
- resetter is in not, do nothing in N' .




35.6

Proof of Having Indeed a Bisimulation




- $s \xrightarrow{\Delta} s'$ for $r \xrightarrow{\Delta'} r'$
- Cases:
 - delay $d > 0$
- resetter may need to go back to idle then do same delay.




35.6

35.6

Proof of Having Indeed a Bisimulation




- $s \xrightarrow{\Delta} s'$ for $r \xrightarrow{\Delta'} r'$
- Cases:
 - delay $d > 0$
 - first simple edge
 - other simple edge
 - non-reset, or at least one complex
- resetter may need to just samples first, then takes same edge in N' .




35.6

35.6

Proof of Having Indeed a Bisimulation




- $s \xrightarrow{\Delta} s'$ for $r \xrightarrow{\Delta'} r'$
- Cases:
 - delay $d > 0$
 - first simple edge
- first simple edges pushes reseter and all other simples.




35.6

35.6

Proof of Having Indeed a Bisimulation




- $s \xrightarrow{\Delta} s'$ for $r \xrightarrow{\Delta'} r'$
- Cases:
 - delay $d > 0$
 - first simple edge
 - other simple edge
 - non-reset, or at least one complex
- delay $d = 0$
- do same delay in N' .




35.6

35.6

Proof of Having Indeed a Bisimulation




- $r \xrightarrow{\lambda} r'$ to $s \xrightarrow{\lambda} s'$;
 - delay $d > 0$
 - do same delay in N' .




35.6

Proof of Having Indeed a Bisimulation




- $r \xrightarrow{\lambda} r'$ to $s \xrightarrow{\lambda} s'$;
 - delay $d > 0$
 - complex or non-resetting: take same edge in N' .




35.6

Proof of Having Indeed a Bisimulation



- $r \xrightarrow{\lambda} r'$ to $s \xrightarrow{\lambda} s'$;
 - delay $d \leq 0$
 - complex, or non-resetting
 - resetter to rst, or returns (no simples enab. in N')
 - do nothing in N' .




35.6

Proof of Having Indeed a Bisimulation



- $r \xrightarrow{\lambda} r'$ to $s \xrightarrow{\lambda} s'$;
 - delay $d > 0$
 - complex, or non-resetting
 - resetter to rst, or returns (no simples enab. in N')
 - resetter returns (same simples enab. in N')
 - take all enabled simple edges in N' .




35.6

More Experiments

35.6

36.6



Case Studies



35.6



37.6

Case Studies





H. E. Jensen, K. G. Larsen, et al. "Modeling and Analysis of a Collision Avoidance Protocol using SPIN and Updat". In: *DIINACS*. Vol. 32. DIINACS, 1996, pp. 3-30.

Case Studies





B. Beldar, P. Bouyer, et al. "Analyzing the RCM Protocol with UPPAAL". In: *IPR 4214* (2004), pp. 273-279.

Case Studies





N. Reuland. "Verification of a Redbus Scheduling Protocol Using Timed Automata". In: *CI 28 5* (2007), pp. 635-672.

Case Studies





S. Lurati, S. Rover, et al. "Formal Verification of Redundant Media Extension of Ethernet Powerlink". In: *ETFA, IEEE*. 2007, pp. 1045-1052.

Case Studies





P. Kordy, R. Langerak, et al. "Re-verification of a Lip Synchronization Protocol Using Reduz Reentrancy". In: *FMA*, Vol. 20. EPTCS, 2009, pp. 49-62.

Case Studies



W. Steiner and W. Emmerich. "Automatic Recovery of the TTFA Sensor/Actuator Network". In: *WISES*. Vienna University of Technology, 2003, pp. 25-37.



D. Diezsch, A. Poddeke et al. "Demultiplexion of Hierarchical Standards Through Formalization and Graphical Languages". In: IETC 2011, pp. 265-270

Only Simple Edges

Lemma. Let X be a network of timed automata with a set of equivalence classes of quasi-equal clocks $\mathcal{E}C_X$, where

- $|X| \geq 2$, $\gamma \in \mathcal{E}C_X$, and
- each clock $x \in \gamma$, $\gamma' \in \mathcal{E}C_X$, is **exclusively reset by simple edges**.

Then $|Reach_X| \leq |Reach_{X'}|$.

(Here, $Reach_X$ denotes the set of all reachable (zone graph-)configurations of X)

Proof. Use the following lemma.

Lemma. Let X be a network where all quasi-equal clocks are exclusively reset by simple edges. Then

$$|Reach_X| = |Reach_{X'}| = \left(\sum_{x \in \mathcal{E}C} 2^{(d(x))} \right) + \sum_{x \in \mathcal{E}C} [d(x) + 2].$$

Upper Bound on Number of Configurations

Theorem. Let X be a network of timed automata with equivalence classes of quasi-equal clocks $\mathcal{E}C_X = \{\gamma_1, \dots, \gamma_m\}$. Then the number of configurations of X' is bounded above by:

$$|L(A_1) \times \dots \times L(A_n) \times L(R_{\gamma_1}) \times \dots \times L(R_{\gamma_m})|$$

$$\leq (2^c + 2)^{|\mathcal{E}C_X|} \cdot (4c + 3)^{|\mathcal{E}C_X|} (|\mathcal{E}C_X| - 1)^{|\mathcal{E}C_X|}$$

where $c = \max\{c_x \mid x \in X(N)\}$.

Complex Edges

- "It's (a bit more) complicated"

Content

- Quasi-Equal Clocks
 - ↳ Definition, Properties
 - OE Clock Reduction
 - ↳ The simple and wrong approach
 - ↳ Transformation example
 - ↳ Experiments
 - ↳ Simple and complex Edges
 - ↳ Transformation schemes
- Correctness of the Transformation
- Escursion: Binarisation Proofs
- Proof of OE Correctness
 - ↳ a particular weak binarisation relation
- More Experiments
- Savings

- The space complexity of Pure-TA reachability-checking is $L_1 \times \dots \times L_m \times \text{Regions}(X)$.
- i.e. exponential in number of clocks and of TA
- If a model is expensive to check,
 - it may necessarily be that expensive,
 - or artificially / non-necessarily.
 - take a closer look! (→ exercised)
- One example: Quasi-equal clocks
 - advantage: can be good for validation
 - disadvantage: expensive to check
- The QE transformation (source-to-source)
 - eliminates interleavings of simple edges,
 - reduces DBM size to (number of equiv. classes)²,
 - reflects all queries

43.6

References

Aminic, S. F., Westphal, B., Dierckx, D., Maffei, M., Andrija, A. S., and Finkels, A. (2016). Ready for reaching: extending formalism to validation standard through formal verification. *Formal Appl. Comput.*, 26(3):199–227. Albert-Ludwigs-Universität Freiburg.

Herrera, C. (2011). Reducing quasi-equal clocks in networks of timed automata. Master's thesis, Albert-Ludwigs-Universität Freiburg.

Herrera, C. (2017). *The Class of Timed Automata with Quasi-Equal Clocks*. PhD thesis, Albert-Ludwigs-Universität Oberlinn.

Herrera, C. and Westphal, B. (2015). Quasi-equal clock reduction: Eliminating assumptions on networks. In Herrera, M., editor, *HVC*, volume 9434 of *LNCS*, pages 173–189. Springer.

Herrera, C. and Westphal, B. (2016). The model checking problem in networks with quasi-equal clocks. In Dierckx, D., E. Hansen, M. R., and Hildebrandt, L., editors, *TACAS*, pages 21–30. EEE Computer Society.

Herrera, C., Westphal, B., and Finkels, A. (2014). Quasi-equal clock reduction: More networks, more queries. In Alshamir, E. and Hildebrandt, K., editors, *TACAS*, volume 8413 of *LNCS*, pages 395–309. Springer.

Ostergaard, F. R. and Dierckx, H. (2008). *Real-Time Systems – Formal Specification and Automatic Verification*. Cambridge University Press.

44.0

45.0