

## Contents & Goals

### Last Lecture:

- DC implementables.
- A controller for the gas burner.

## Real-Time Systems

### Lecture 00: PLC Automata

2013-05-29

Dr. Bernd Westphal  
Albert-Ludwigs-Universität Freiburg, Germany

- 09 - 2013-05-29 - main -



<http://wikimedia.org> (public domain)



<http://wikimedia.org> (CC-NC-SA 2.5, Ulli1101)

### How do PLC look like?



- 09 - 2013-05-29 - Sphn -

### What's special about PLC?



- 09 - 2013-05-29 - Sphn -

- microprocessor, memory,
- timers
- digital (or analog) I/O ports
- possibly RS-232, fieldbuses, networking
- robust hardware
- reprogrammable
- standardised programming model (IEC 61131-3)

5/5

### Where are PLC employed?



- 09 - 2013-05-29 - Sphn -

- mostly process automation
- production lines
- packaging lines
- chemical plants
- power plants
- electric motors, pneumatic or hydraulic cylinders
- ...
- not so much: product automation there
- ...
- ...

6/5

## What is a PLC?

2/9


- 09 - 2013-05-29 - Sphn -

**Content:**

- Programmable Logic Controllers (PLC) (Speicherprogrammierbare Steuerungen (SPS))
- PLC Automata
- An overapproximating DC semantics for PLCA
- How does the proposed approach work, from requirements to a correct implementation with DC?


- 09 - 2013-05-29 - main -

## How are PLC programmed?

- PLC have in common that they operate in a cyclic manner:
 
- Cyclic operation is repeated until external interruption (such as shutdown or reset).
- Cycle time: typically a few milliseconds. [7]
- Programming for PLC means providing the "compute" part.
- Input/output values are available via designated local variables.

7/59

## How are PLC programmed, practically?^2

- Example:** reliable, stutter-free train sensor, i.e. oscillate between "no-tr" and "tr" multiple times.
 
- Idea:** a state **filter** with outputs  $N$  and  $T$ , for "no train" and "train passing" (and possibly  $X$ , for error).
- Assume that a change from "no-tr" to "tr" signals arrival of a train. (No spurious sensor values.)

8/59

## How are PLC programmed, practically?^2

read inputs  
write outputs  
compute

thread model  
write outputs

```

1: PROGRAM PLC.FRG.FILTER
2: VAR : INT := 0; (* 0..N, 1..Tr, 2..X *)
3: a.state : INT := 0; (* 0..N, 1..Tr, 2..X *)
4: no.tr : TP;
5: nDTRK : DTRK;
6: tDTRK : TDRK;
7: Tr : STATE := 0..TRIM;
8: noTr : STATE := 0..NO_TRIM;
9: TrOutput := Tr;
10: IF Yinput = tr THEN
11:   noTr := 1;
12:   Tr := Error;
13: ELSEIF Yinput = NO_Tr THEN
14:   Tr := 1;
15:   noTr := Error;
16: ENDIF;
17: Tr := Tr AND (noTr = 0);
18: IF Tr = 1 THEN
19:   TrOutput := Tr;
20:   a.state := 1;
21: ELSEIF Tr = 0 THEN
22:   TrOutput := NO_Tr;
23:   a.state := 0;
24: ENDIF;
25: Tr := Tr AND (noTr = 0);
26: ENDIF;
27: ENDIF;
  
```

10/59

## How are PLC programmed, practically?^2

read inputs  
compute  
write outputs  
the state  
changes, then  
outputs  
are updated  
again

thread model  
write outputs

```

1: PROGRAM PLC.FRG.FILTER
2: VAR : INT := 0; (* 0..N, 1..Tr, 2..X *)
3: a.state : INT := 0; (* 0..N, 1..Tr, 2..X *)
4: no.tr : TP;
5: nDTRK : DTRK;
6: tDTRK : TDRK;
7: Tr : STATE := 0..TRIM;
8: noTr : STATE := 0..NO_TRIM;
9: TrOutput := Tr;
10: a.state := 1;
11: IF Yinput = tr THEN
12:   noTr := 1;
13:   Tr := Error;
14:   a.state := 2;
15:   TrOutput := NO_Tr;
16: ENDIF;
17: Tr := Tr AND (noTr = 0);
18: IF Tr = 1 THEN
19:   TrOutput := Tr;
20:   a.state := 1;
21: ELSEIF Tr = 0 THEN
22:   TrOutput := NO_Tr;
23:   a.state := 0;
24: ENDIF;
25: Tr := Tr AND (noTr = 0);
26: ENDIF;
27: ENDIF;
  
```


22/59

## Alternative Programming Languages by IEC 61131-3


- Idea:** After arrival of a train, ignore "no-tr" for 5 seconds.
- Figure 22:** Implementations of the operation "y becomes z".

9/59

## Alternative Programming Languages by IEC 61131-3



Tied together by  
\* Sequential Function Charts (SFC)



11/59

### Why study PLC?


- Note: the discussion here is **not limited** to PLC and IEC 61131-3 languages.
- Any programming language on an operating system with **at least one** real-time clock will do.
- (Where a **real-time clock** is a piece of hardware such that,
  - we can program it to wait for n time units,
  - if we program it to wait for n time units, it does so with negligible deviation.)
- And strictly speaking, we don't even need "full blown" operating systems.
- PLC are just a formalisation on a good level of abstraction:
  - there are inputs **somewhere** available as local variables,
  - there are outputs **somewhere** available as local variables,
  - **somewhere**, inputs are polled and outputs updated atomically,
  - there is **some** interface to a real-time clock,

12%

15%

15%

### PLC Automata



PLC Automata Example: Stuttering Filter

15%

13%

### PLC Automata

**Definition 5.2.** A **PLC Automaton** is a structure


$$A = (Q, \Sigma, \delta, q_0, \varepsilon, S_h, S_c, \Omega, \omega)$$

where

- $(q \in) Q$  is a finite set of **states**,  $q_0 \in Q$  is the **initial state**,
- $(\sigma \in) \Sigma$  is a finite set of **inputs**,
- $\delta : Q \times \Sigma \rightarrow Q$  is the **transition function** (1),
- $S_h : Q \rightarrow \mathbb{R}_0^+$  assigns a **delay time** to each state,
- $S_c : Q \rightarrow 2^\Sigma$  assigns a set of **delayed inputs** to each state,
- $\Omega$  is finite, non-empty set of **outputs**,
- $\omega : Q \rightarrow \Omega$  assigns an **output** to each state,
- $\varepsilon$  is an **upper time bound** for the execution cycle.

14%

**PLC Automaton Semantics:**  $\Phi_{\text{PLC}}(A)$




17%

14%

### PLCA Semantics: Examples

Implementation



18%

We assess correctness in terms of cycle time... .

...but where does the cycle time come from?

- First of all ST on the hardware has a cycle time
- so we can measure it — if it is larger than  $\varepsilon$ , don't use this program
- we can estimate (approximate) the WCET (worst case execution time) — if it's larger than  $\varepsilon$ , don't use it; if it's smaller we're safe
- (Major obstacle: caches, out-of-order execution.)

- Some PLC have a watchdog:
  - set it to  $\varepsilon$ ,
  - if the current "computing" cycle takes longer,
  - then the watchdog forces the PLC into an error state and signals the error condition

19%


And what does this have to with DC?

### Wait, what is the Plan?

Full DC      DC Implementables      PLC-Automata      IEC 61131-3      Binary

$\xrightarrow{\text{Req}}$

$\xrightarrow{\text{Def}}$



- 09 - 2013-05-29 - Sphofel -

### An Overapproximating DC Semantics for PLC Automata

#### Interesting Overall Approach

- Define PLC Automation syntax (abstract and concrete),
- Define PLC Automaton semantics by Translation to ST (structured text).



- Give DC over-approximation of PLC Automaton semantics.
- Assess correctness of over-approximation against DC requirements.

- 09 - 2013-05-29 - Sphofel -

- In other words: we'll define  $[\mathcal{A}]_{DC}$  such that  
 $"I \in [\mathcal{A}]^P \implies I \models [\mathcal{A}]_{DC}$
- but not necessarily the other way round.
- In even other words: " $[\mathcal{A}]^P \subseteq \{I \mid I \models [\mathcal{A}]_{DC}\}$ ".

22%

- 09 - 2013-05-29 - Sphofel -

- 09 - 2013-05-29 - Sphofel -

23%

### Observables

- Consider

$$A = (Q, \Sigma, \delta, q_0, \varepsilon, S_i, S_e, \Omega, \omega)$$

The DC formula  $\llbracket A \rrbracket_{DC}$  we construct ranges over the observables

- $\text{In}_A, \mathcal{D}(\text{In}_A) = \Sigma$
- $S_i A, \mathcal{D}(S_i A) = Q$
- $\text{Out}_A, \mathcal{D}(\text{Out}_A) = \Omega$

— values of the inputs  
— current local state  
— values of the outputs

- 09 - 2013-05-29 - Spofitc -

24/51

### Overview

$$\boxed{A = (Q, \Sigma, \delta, q_0, \varepsilon, S_i, S_e, \Omega, \omega)}$$

- A arbitrary with  $\emptyset \neq A \subseteq \Sigma$ ,
- $\llbracket \cdot \wedge A \rrbracket$  abbreviates  $\llbracket \cdot \rrbracket \wedge \llbracket A \rrbracket$ ,
- $\delta(q, A)$  abbreviates  $S_i A \in \{q(q, a) \mid a \in A\}$ .

Initial State:

$$\prod \vee [q_0] : \text{true} \quad (\text{DC-1})$$

- Effect of Transitions, untimed:**
- $\llbracket \neg q \wedge q \wedge A \rrbracket \longrightarrow \llbracket q \vee \delta(q, A) \rrbracket$   $\quad (\text{DC-2})$
- Cycle time:**


$$\begin{aligned} \llbracket q \wedge A \rrbracket &\xrightarrow{\varepsilon} \llbracket \bigvee \delta(q, A) \rrbracket \\ &(\text{DC-3}) \end{aligned}$$

- Delayed:**
- $S_i(q) > 0 \implies \llbracket \neg q \wedge q \wedge A \rrbracket \xrightarrow{\leq S_i(q)} \llbracket q \vee \delta(q, A \setminus S_i(q)) \rrbracket$   $\quad (\text{DC-4})$
- $S_i(q) > 0 \wedge q \notin \delta(q, A) \implies \llbracket \neg q \wedge q \wedge A \rrbracket \xrightarrow{\leq S_i(q)+2\varepsilon} \llbracket q \vee \delta(q, A \setminus S_i(q)) \rrbracket$   $\quad (\text{DC-5})$

- 09 - 2013-05-29 - Spofitc -

25/51


### Effect of Transitions, untimed



$$\llbracket \neg q \wedge q \wedge A \rrbracket \longrightarrow \llbracket q \vee \delta(q, A) \rrbracket \quad (\text{DC-2})$$

24/51


### Cycle Time



$$\llbracket q \wedge A \rrbracket \xrightarrow{\varepsilon} \llbracket \bigvee \delta(q, A) \rrbracket \quad (\text{DC-3})$$

28/51

### Delays



$$S_i(q) > 0 \implies \llbracket \neg q \wedge q \wedge A \rrbracket \xrightarrow{\leq S_i(q)} \llbracket q \vee \delta(q, A \setminus S_i(q)) \rrbracket \quad (\text{DC-4})$$

28/51

### Overview

$$\boxed{A = (Q, \Sigma, \delta, q_0, \varepsilon, S_i, S_e, \Omega, \omega)}$$

- A arbitrary with  $\emptyset \neq A \subseteq \Sigma$ ,
- $\llbracket \cdot \wedge A \rrbracket$  abbreviates  $\llbracket \cdot \rrbracket \wedge \llbracket A \rrbracket$ ,
- $S_i A \in \{q(q, a) \mid a \in A\}$ .

Progress from non-delayed inputs:


- $S_i(q) = 0 \wedge q \notin \delta(q, A) \implies \llbracket \neg q \wedge q \wedge A \rrbracket \xrightarrow{\varepsilon} \llbracket \neg q \rrbracket$   $\quad (\text{DC-6})$
- $S_i(q) = 0 \wedge q \in \delta(q, A) \implies \llbracket \neg q \wedge q \wedge A \rrbracket \xrightarrow{\varepsilon} \llbracket q \vee \delta(q, A) \rrbracket$   $\quad (\text{DC-7})$

$$\begin{aligned} S_i(q) > 0 \wedge A \cap S_i(q) = \emptyset \wedge q \notin \delta(q, A) \\ \implies \square([q]_{S_i(q)} ; [q \wedge A]) \implies t < S_i(q) + 2\varepsilon \end{aligned} \quad (\text{DC-8})$$

- Progress from delayed inputs:**
- $S_i(q) > 0 \wedge A \cap S_i(q) = \emptyset \wedge q \notin \delta(q, A)$
- $\implies \square([q]_{S_i(q)} ; [q \wedge A]) \implies t < S_i(q) + 2\varepsilon$   $\quad (\text{DC-9})$
- $S_i(q) > 0 \wedge A \cap S_i(q) \neq \emptyset \wedge q \notin \delta(q, A)$
- $\implies \llbracket \neg q \wedge q \wedge A \rrbracket \xrightarrow{\varepsilon} \llbracket \neg q \rrbracket$   $\quad (\text{DC-10})$

- 09 - 2013-05-29 - Spofitc -

29/51




$$S_t(q) > 0 \implies [\neg q] ; [q] ; [q \wedge A]^{\varepsilon} \xrightarrow{\leq S_t(q)} [q \vee \delta(q, A \setminus S_t(q))] \quad (\text{DC-5})$$


$$S_t(q) = 0 \wedge q \notin \delta(q, A) \implies \square([q \wedge A]^{\varepsilon} \implies \ell < 2\varepsilon) \quad (\text{DC-6})$$

$$S_t(q) = 0 \wedge q \notin \delta(q, A) \implies [\neg q] ; [q \wedge A]^{\varepsilon} \longrightarrow [\neg q] \quad (\text{DC-7})$$

- 09 - 2013-05-29 - Split00 - 30/51



- 09 - 2013-05-29 - Split00 - 31/51



$$\begin{aligned} S_t(q) > 0 \wedge q \notin \delta(q, A) \\ &\implies \square([\neg q]_{S_t(q)}, [q \wedge A]^{\varepsilon} \implies \ell < S_t(q) + 2\varepsilon) \quad (\text{DC-8}) \\ S_t(q) > 0 \wedge A \cap S_t(q) = \emptyset \wedge q \notin \delta(q, A) \\ &\implies \square([\neg q \wedge A]^{\varepsilon} \implies \ell < 2\varepsilon), \quad (\text{DC-9}) \\ S_t(q) > 0 \wedge A \cap S_t(q) = \emptyset \wedge q \notin \delta(q, A) \\ &\implies \neg[\neg q] ; [q \wedge A]^{\varepsilon} \longrightarrow [\neg q] \quad (\text{DC-10}) \\ \bullet \text{ Due to (DC-8):} & \\ \bullet t_5 - t_4 < 2\varepsilon & \\ \bullet t_1 - t_0 < \varepsilon & \\ \bullet t_3 - t_2 < 2\varepsilon & \\ \bullet t_5 - t_4 < 2\varepsilon & \\ \bullet t_3 - t_2 < 2\varepsilon & \\ \bullet t_1 - t_0 < \varepsilon & \end{aligned}$$

- 09 - 2013-05-29 - Split00 - 32/51

### Behaviour of the Output and System Start

#### DC Semantics of PLC Automata

$$\square([\neg q] \implies [\omega(q)]) \quad (\text{DC-11})$$

**Definition 5.3.**  
The Duration Calculus semantics of a PLC Automaton  $\mathcal{A}$  is

$$\llbracket \mathbb{A} \rrbracket_{DC'} := \bigwedge_{\begin{array}{l} q \in Q, \\ \emptyset \neq A \subseteq \Sigma \\ \wedge DC5 \wedge DC7 \wedge DC10' \end{array}} DC1 \wedge \dots \wedge DC11 \wedge DC2' \wedge DC4'$$

$$\begin{aligned} S_t(q_0) > 0 \implies [q_0] ; [q_0 \wedge A]^{\varepsilon} \xrightarrow{\leq S_t(q_0)} [q_0 \vee \delta(q_0, A \setminus S_t(q_0))] \quad (\text{DC-5}) \\ S_t(q_0) > 0 \implies [q_0 \wedge A] \xrightarrow{\leq S_t(q_0)} [q_0 \vee \delta(q_0, A \setminus S_t(q_0))] \quad (\text{DC-7'}) \\ S_t(q_0) > 0 \wedge A \cap S_t(q_0) = \emptyset \wedge q_0 \notin \delta(q_0, A) \implies [\neg q_0] \quad (\text{DC-9'}) \\ S_t(q_0) > 0 \wedge A \cap S_t(q_0) = \emptyset \wedge q_0 \notin \delta(q_0, A) \implies [\neg q_0] \quad (\text{DC-10'}) \end{aligned}$$

- 09 - 2013-05-29 - Split00 - 33/51

- 09 - 2013-05-29 - Split00 -

#### **Claim:**

- Let  $P_A$  be the ST program semantics of  $A$ .
- Let  $\pi$  be a recording over time of their inputs, local states, and outputs of a PLC device running  $P_A$ .
- Let  $\mathcal{I}_\pi$  be an encoding of  $\pi$  as an interpretation of  $In_A$ ,  $Sys_A$ , and  $Out_A$ .
- Then  $\mathcal{I}_\pi \models \llbracket A \rrbracket_{DC'}$ .
- But not necessarily the other way round.

One Application: Reaction Times


- 09 - 2013-05-29 - main -

### One Application: Reaction Times

- Given a PLC Automaton, one often wants to know whether it guarantees properties of the form
 
$$[\text{St}_A \in Q \wedge \text{In}_A = \text{emergency\_signal}] \xrightarrow[0.1]{\cdot} [\text{St}_A = \text{motor\_off}]$$

(‘whenever the emergency signal is observed, the PLC Automaton switches the motor off within at most 0.1 seconds’)
- Which is (**why?**) for from obvious from the PLC Automaton in general.
- We will give a theorem that allows us to compute an upper bound on such reaction times.
- Then in the above example, we could simply compare this upper bound one agains the required 0.1 seconds.

36%



- 09 - 2013-05-29 - Serein -

### The Reaction Time Problem in General

- Let
 
$$\Pi \subseteq Q$$
 be a set of start states,  
 $A \subseteq \Sigma$  be a set of inputs,  
 $c \in \mathbb{Time}$  be a time bound, and  
 $\Pi_{target} \subseteq Q$  be a set of target states.
- Then we seek to establish properties of the form
 
$$[\Pi \wedge A] \xrightarrow[c]{\cdot} [\text{St}_A \in \Pi_{target}]$$
- abbreviated as
 
$$[\Pi \wedge A] \xrightarrow[c]{\cdot} [\Pi_{target}]$$
.

37%

- 09 - 2013-05-29 - Serein -

### Reaction Time Theorem Premises

- Actually, the reaction time theorem addresses **only** the special case
 
$$[\Pi \wedge A] \xrightarrow[c]{\cdot} [\overline{\delta}^n(\Pi, A)]$$

$$=_{\Pi_{target}}$$
- for PLC Automata with
 
$$\delta(\Pi, A) \subseteq \Pi$$

$\delta(\Pi, A)$

- Where the transition function is canonically extended to sets of start states and inputs:
 
$$\delta(\Pi, A) := \{\delta(q, a) \mid q \in \Pi \wedge a \in A\}$$

$\delta(\Pi, A)$

38%

38%

### Reaction Time Theorem (Special Case $n = 1$ )

#### Premise Examples

#### Reaction Time Theorem (Special Case $n = 1$ )

Theorem 5.5. Let  $\mathcal{A} = (Q, \Sigma, \delta, q_0, \varepsilon, S_r, S_s, \Omega, \omega)$ ,  $\Pi \subseteq Q$ , and  $A \subseteq \Sigma$  with

$$\delta(\Pi, A) \subseteq \Pi$$

Then

$$[\Pi \wedge A] \xrightarrow[c]{\cdot} [\overline{\delta}(\Pi, A)]$$

where

$$c := \varepsilon + \max\{\ell(0) \cup \{\ell(\pi, A) \mid \pi \in \Pi \setminus \delta(\Pi, A)\}\}$$

and

$$\delta(\Pi, A) := \begin{cases} S_r(\pi) + 2\varepsilon & \text{if } S_s(\pi) > 0 \text{ and } A \cap S_s(\pi) \neq \emptyset \\ \varepsilon & \text{otherwise.} \end{cases}$$

#### Reaction Time Theorem: Example I

#### (1) $[\{N, T\} \wedge \{\text{no.tr}\}] \xrightarrow[5+\varepsilon]{\cdot} [N]$ :

- 09 - 2013-05-29 - Serein -

41%

## Reaction Time Theorem: Example 2

(2)  $\{[(N, T, X) \wedge \{\text{Error}\}]\xrightarrow{2x} [X]\}$

- Define  $\delta^0(\Pi, A) := \Pi$ ,  $\delta^{n+1}(\Pi, A) := \delta(\delta^n(\Pi, A), A)$ .
- If we have  $\delta(\Pi, A) \subseteq \Pi$ , then we have  
 $\delta^{n+1}(\Pi, A) \subseteq \delta^n(\Pi, A) \subseteq \dots \subseteq \underbrace{\delta(\Pi, A)}_{\text{as } n \rightarrow \infty} \subseteq \delta(\Pi, A) \subseteq \Pi$   
i.e. the sequence is a **contraction**.
- (Because the extended transition function has the following (not so surprising) **monotonicity** property:

**Proposition 5.A.**  
 $\Pi \subseteq \Pi' \subseteq Q$  and  $A \subseteq A' \subseteq \Sigma$  implies  $\delta(\Pi, A) \subseteq \delta(\Pi', A')$


42/91

## Monotonicity of Generalised Transition Function

- Examples:
  - $\Pi = \{N, T\}, A = \{\text{no\_err}\}$
  - $\delta^0(\delta^0(\Pi, A), A) = \{N, T\}$
  - $\delta(\delta^0(\Pi, A), A) = \{N\} \subseteq \Pi$
  - $\delta^0(\delta^0(\Pi, A), A) = \{N\}$
  - $\delta^0(\Pi, A) = \{N, T, X\}$
  - $\delta(\delta^0(\Pi, A), A) = \{X\} \subseteq \Pi$
  - $\delta^0(\delta^0(\Pi, A), A) = \{X\}$
- $\Pi = \{N, T, X\}, A = \{\text{Error}\}$
- $\delta^0(\Pi, A) = \{N, T, X\}$
- $\delta(\delta^0(\Pi, A), A) = \{N\} \not\subseteq \Pi$
- $\delta^0(\delta^0(\Pi, A), A) = \{N\}$

43/91

## Construction Examples



- $\Pi = \{T\}, A = \{\text{no\_tr}\}$
- $\delta(\Pi, A) = \{N\} \not\subseteq \Pi$

44/91

## Reaction Time Theorem: General Case

### Reaction Time Theorem (General Case)

**Theorem 5.B.** Let  $\mathcal{A} = (Q, \Sigma, \delta, \delta_0, \varepsilon, S_i, S_o, \Omega, \omega)$ ,  $\Pi \subseteq Q$ , and  $A \subseteq \Sigma$  with  $\delta(\Pi, A) \subseteq \Pi$ .

Then for all  $n \in \mathbb{N}_0$ ,

$$[\Pi \wedge A] \xrightarrow{c_n} [\delta^n(\Pi, A)]$$

where

$$c_n := \varepsilon + \max\left( \sum_{i=1}^k s(\pi_i, A) \mid \begin{array}{l} 1 \leq k \leq n \wedge \\ \exists \pi_1, \dots, \pi_k \in \Pi \setminus \delta^n(\Pi, A) \\ \forall j \in \{1, \dots, k-1\} : \\ \pi_{j+1} \in \delta(\pi_j, A) \end{array} \right)$$

and  $s(\pi, A)$  as before.

45/91

### Proof Idea of Reaction Time Theorem

(by contradiction)

- Assume we would **not** have  
 $[\Pi \wedge A] \xrightarrow{c_n} [\delta^n(\Pi, A)]$ .
- This is equivalent to **not** having  
 $\neg(\text{true}; [\Pi \wedge A]^{c_n}; \neg \delta^n(\Pi, A)) : \text{true}$ .
- Which is equivalent to having  
 $\text{true} ; [\Pi \wedge A]^{c_n} ; \neg \delta^n(\Pi, A) : \text{true}$ .
- Using finite variability, (DC-2), (DC-3), (DC-6), (DC-7), (DC-8), (DC-9), and (DC-10) we can show that the duration of  $[\Pi \wedge A]$  is strictly smaller than  $c_{n+1}$ .


46/91

### Methodology: Overview

- 09 - 2013-05-29 - Seznec -

- 09 - 2013-05-29 - Seznec -

## Methodology



- 09 - 2013-05-29 - main -

## References

49/9

- 09 - 2013-05-29 - main -

50/9