

Real-Time Systems

Lecture 8: DC Properties II

2014-06-05

Dr. Bernd Westphal

Albert-Ludwigs-Universität Freiburg, Germany

- 8 - 2014-06-05 - main -

Contents & Goals

Last Lecture:

- DC Implementables

This Lecture:

- **Educational Objectives:** Capabilities for following tasks/questions.

- Facts: (un)decidability properties of DC in discrete/continuous time.
- What's the idea of the considered (un)decidability proofs?

- **Content:**

- DC Implementables Cont'd
- RDC in discrete time
- Satisfiability and realisability from 0 is decidable for RDC in discrete time
- Undecidable problems of DC in continuous time

- 8 - 2014-06-05 - Prelim -

DC Implementables Cont'd

Recall: DC Implementables

- DC Implementables are special patterns of DC Standard Forms (due to A.P. Ravn).
- Within one pattern,
 - $\pi, \pi_1, \dots, \pi_n, n \geq 0$, denote **phases of the same** state variable X_i ,
 - φ denotes a state assertion not depending on X_i .
- θ denotes a **rigid** term.

- **Initialisation:**

$$[\] \vee [\pi] ; true$$

- **Sequencing:**

$$[\pi] \longrightarrow [\pi \vee \pi_1 \vee \dots \vee \pi_n]$$

- **Progress:**

$$[\pi] \xrightarrow{\theta} [\neg\pi]$$

- **Synchronisation:**

$$[\pi \wedge \varphi] \xrightarrow{\theta} [\neg\pi]$$

Recall: DC Implementables Cont'd

- **Bounded Stability:**

$$[\neg\pi] ; [\pi \wedge \varphi] \xrightarrow{\leq\theta} [\pi \vee \pi_1 \vee \dots \vee \pi_n]$$

- **Unbounded Stability:**

$$[\neg\pi] ; [\pi \wedge \varphi] \longrightarrow [\pi \vee \pi_1 \vee \dots \vee \pi_n]$$

- **Bounded initial stability:**

$$[\pi \wedge \varphi] \xrightarrow{\leq\theta}_0 [\pi \vee \pi_1 \vee \dots \vee \pi_n]$$

- **Unbounded initial stability:**


$$[\pi \wedge \varphi] \longrightarrow_0 [\pi \vee \pi_1 \vee \dots \vee \pi_n]$$

Recall: Control Automata

Model of Gas Burner controller as a system of four control automata:

- H : Boolean,
representing **heat request**, (input)
- F : Boolean,
representing **flame**, (input)
- C with $\mathcal{D}(C) = \{\text{idle, purge, ignite, burn}\}$,
representing the **controller**, (local)
- G : Boolean,
representing **gas valve**. (output)

Gas Burner Controller Specification



- 8 - 2014-06-05 - Sexa -

7/51

Gas Burner Controller Correctness Proof

$$\text{GB-Ctrl} := \text{Init-1} \wedge \dots \wedge \text{Stab-7} \wedge \varepsilon > 0$$

Recall:

$$\text{Req} := \Box(\ell \geq 60 \implies 20 \cdot fL \leq \ell)$$

and (cf. [Olderog and Dierks, 2008])

$$\models \text{Req-1} \implies \text{Req}$$

for the **simplified**

$$\text{Req-1} := \Box(\ell \leq 30 \implies fL \leq 1).$$

Here we show

$$\models \text{GB-Ctrl} \wedge A(\varepsilon) \implies \text{Req-1}.$$

- 8 - 2014-06-05 - Sexa -

8/51

Lemma 3.15

$$\models \text{GB-Ctrl} \implies \Box \left(\begin{array}{l} ([\text{idle}] \implies f G \leq \varepsilon) \\ \wedge ([\text{purge}] \implies f G \leq \varepsilon) \\ \wedge ([\text{ignite}] \implies \ell \leq 0.5 + \varepsilon) \\ \wedge ([\text{burn}] \implies f \neg F \leq 2\varepsilon) \end{array} \right) (*)$$

Proof: Let \mathcal{I} be an interpretation, \mathcal{V} a valuation, and $[c, d]$ an interval with $\mathcal{I}, \mathcal{V}, [c, d] \models \text{GB-Ctrl}$. Let $[b, e] \subseteq [c, d]$. 4g. \square

- Case 1: $\mathcal{I}, \mathcal{V}, [b, e] \models [\text{idle}]$

$$\begin{array}{l} [G \wedge (\text{idle} \vee \text{purge})] \xrightarrow{\varepsilon} [\neg G] \quad (\text{Syn-3}) \\ [G]; [\neg G \wedge (\text{idle} \vee \text{purge})] \longrightarrow [\neg G] \quad (\text{Stab-6}) \end{array}$$

conclude

$$\mathcal{I}, \mathcal{V}, [b, e] \models \Box([\text{idle}] \implies \ell \leq \varepsilon) \wedge \neg \Diamond([\text{ignite}]; [\text{burn}]; [\text{ignite}])$$

gas valve doesn't open up again in idle phase

- Case 2: $\mathcal{I}, \mathcal{V}, [b, e] \models [\text{purge}]$ Analogously to case 1.

Lemma 3.15 Cont'd

$$\begin{array}{l} ([\text{idle}] \implies f G \leq \varepsilon) \\ ([\text{purge}] \implies f G \leq \varepsilon) \\ ([\text{ignite}] \implies \ell \leq 0.5 + \varepsilon) \\ ([\text{burn}] \implies f \neg F \leq 2\varepsilon) \end{array}$$

- Case 3: $\mathcal{I}, \mathcal{V}, [b, e] \models [\text{ignite}]$

$$[\text{ignite}] \xrightarrow{0.5+\varepsilon} [\neg \text{ignite}] \quad (\text{Prog-2})$$

$\mathcal{I}, \mathcal{V}, [b, e] \models \ell \leq 0.5 + \varepsilon$

- Case 4: $\mathcal{I}, \mathcal{V}, [b, e] \models [\text{burn}]$

$$\begin{array}{l} [\text{burn} \wedge (\neg H \vee \neg F)] \xrightarrow{\varepsilon} [\neg \text{burn}] \quad (\text{Syn-2}) \\ [F]; [\neg F \wedge \neg \text{ignite}] \longrightarrow [\neg F] \quad (\text{Stab-5}) \end{array}$$

$\mathcal{I}, \mathcal{V}, [b, e] \models \Box([\text{burn}] \implies \ell \leq \varepsilon) \wedge \neg \Diamond([\text{ignite}]; [\text{burn}]; [\text{ignite}])$

gas valve doesn't open up again in idle phase

Lemma 3.16

$$\models \exists \varepsilon \bullet \text{GB-Ctrl} \implies \underbrace{\square(\ell \leq 30 \implies \int L \leq 1)}_{\text{Req-1}}$$

Proof Sketch

Choose $\mathcal{I}, \mathcal{V}, [b, e]$ s.t. $\mathcal{I}, \mathcal{V}, [b, e] \models \text{GB-Ctrl} \wedge \ell \leq 30$.

Distinguish 5 cases:

$$\begin{array}{ll} \mathcal{I}, \mathcal{V}, [b, e] \models \top & (0) \\ \vee (\top \text{idle}; \text{true} \wedge \ell \leq 30) & (1) \\ \vee (\top \text{purge}; \text{true} \wedge \ell \leq 30) & (2) \\ \vee (\top \text{ignite}; \text{true} \wedge \ell \leq 30) & (3) \\ \vee (\top \text{burn}; \text{true} \wedge \ell \leq 30) & (4) \end{array}$$

Lemma 3.16 Cont'd

- Case 0: $\mathcal{I}, \mathcal{V}, [b, e] \models \top$ ✓
- Case 1: $\mathcal{I}, \mathcal{V}, [b, e] \models \top \text{idle}; \text{true} \wedge \ell \leq 30$

$$\top \text{idle} \longrightarrow \top \text{idle} \vee \text{purge} \quad (\text{Seq-1})$$

$$\top \neg \text{purge}; \text{purge} \xrightarrow{\leq 30} \text{purge} \quad (\text{Stab-2})$$

$$\hookrightarrow \mathcal{I}, \mathcal{V}, [b, e] \models \top \text{idle} \vee \top \text{idle}; \top \text{purge}$$

$$3.15 \hookrightarrow \mathcal{I}, \mathcal{V}, [b, e] \models \int L \leq \varepsilon \vee \int L \leq \varepsilon; \int L \leq \varepsilon$$

$$\hookrightarrow \mathcal{I}, \mathcal{V}, [b, e] \models \int L \leq 2\varepsilon$$

Thus $\boxed{\varepsilon \leq 0.5}$ is sufficient for Req-1 in this case.

Lemma 3.16 Cont'd

- Case 2: $\mathcal{I}, \mathcal{V}, [b, e] \models [\text{burn}] ; \text{true} \wedge \ell \leq 30$

$$[\text{burn}] \longrightarrow [\text{burn} \vee \text{idle}] \quad (\text{Seq-4})$$

$$\begin{aligned}
 & \hookrightarrow \mathcal{I}, \mathcal{V}, [b, e] \models (\underbrace{[\text{burn}] \vee [\text{burn}]}_{(1)} ; [\text{idle}]; \text{true}) \wedge \ell \leq 30 \\
 3.15, (1) \hookrightarrow & \mathcal{I}, \mathcal{V}, [b, e] \models (\sqrt{L} \leq 2\varepsilon \vee \sqrt{L} \leq 2\varepsilon; \sqrt{L} \leq 2\varepsilon) \wedge \ell \leq 30 \\
 \hookrightarrow & \mathcal{I}, \mathcal{V}, [b, e] \models \sqrt{L} \leq 4\varepsilon \\
 \text{Thus } & \boxed{\varepsilon \leq 0.25} \text{ sufficient for Req-1 in this case.}
 \end{aligned}$$

Lemma 3.16 Cont'd

- Case 3: $\mathcal{I}, \mathcal{V}, [b, e] \models [\text{ignite}] ; \text{true} \wedge \ell \leq 30$

$$[\text{ignite}] \longrightarrow [\text{ignite} \vee \text{burn}] \quad (\text{Seq-3})$$

$$\begin{aligned}
 & \hookrightarrow \mathcal{I}, \mathcal{V}, [b, e] \models (\underbrace{[\text{ignite}] \vee [\text{ignite}]}_{(1)} ; [\text{burn}]; \text{true}) \wedge \ell \leq 30 \\
 3.15, (2) \hookrightarrow & \mathcal{I}, \mathcal{V}, [b, e] \models (\sqrt{L} \leq 0.5 + \varepsilon \vee \sqrt{L} \leq 0.5 + \varepsilon; \sqrt{L} \leq 4\varepsilon) \wedge \ell \leq 30 \\
 \hookrightarrow & \mathcal{I}, \mathcal{V}, [b, e] \models \sqrt{L} \leq 0.5 + 5\varepsilon
 \end{aligned}$$

So $\boxed{\varepsilon \leq 0.1}$ sufficient in this case.

Lemma 3.16 Cont'd

- Case 4: $\mathcal{I}, \mathcal{V}, [b, e] \models \text{[purge]} ; \text{true} \wedge \ell \leq 30$


$$\begin{array}{l}
 \text{[purge]} \longrightarrow \text{[purge} \vee \text{ignite]} \quad (\text{Seq-2}) \\
 \text{3.15} \\
 \text{(3)} \quad \curvearrowright \mathcal{I}, \mathcal{V}, [b, e] \models \ell \leq 0.5 + 6\epsilon
 \end{array}$$

Thus $\boxed{\epsilon \leq \frac{1}{12}}$ is sufficient for Req-7 in this case.

Correctness Result

Theorem 3.17.

$$\models \left(\text{GB-Ctrl} \wedge \epsilon \leq \frac{1}{12} \right) \implies \text{Req}$$



Discussion

- We used only

'Seq-1', 'Seq-2', 'Seq-3', 'Seq-4',
'Prog-2', 'Syn-2', 'Syn-3',
'Stab-2', 'Stab-5', 'Stab-6'.

What about

$$\text{Prog-1} = [\text{purge}] \xrightarrow{30+\epsilon} [\neg\text{purge}]$$

for instance?

*Naja, these is the requirement? (not noted down)
that the system does something finally,
e.g. get the heating going on request.*

RDC in Discrete Time Cont'd

Restricted DC (RDC)

$$F ::= [P] \mid \neg F_1 \mid F_1 \vee F_2 \mid F_1 ; F_2$$

where P is a state assertion, but with **boolean** observables **only**.

Note:

- No global variables, thus don't need \forall .
- chop is there
- no f , no l (in general)
- no predicates, no function symbols (in general)
- $\Diamond F \dots ?$
- $[? \dots ?$


Discrete Time Interpretations

- An interpretation \mathcal{I} is called **discrete time interpretation** if and only if, for each state variable X ,

$$X_{\mathcal{I}} : \text{Time} \rightarrow \mathcal{D}(X)$$

with

- Time = \mathbb{R}_0^+ ,
- all discontinuities are in \mathbb{N}_0 .



Discrete Time Interpretations

- An interpretation \mathcal{I} is called **discrete time interpretation** if and only if, for each state variable X ,

$$X_{\mathcal{I}} : \text{Time} \rightarrow \mathcal{D}(X)$$

with

- Time = \mathbb{R}_0^+ ,
- all discontinuities are in \mathbb{N}_0 .
- An interval $[b, e] \subset \text{Intv}$ is called **discrete** if and only if $b, e \in \mathbb{N}_0$.

Discrete Time Interpretations

- An interpretation \mathcal{I} is called **discrete time interpretation** if and only if, for each state variable X ,

$$X_{\mathcal{I}} : \text{Time} \rightarrow \mathcal{D}(X)$$

with

- Time = \mathbb{R}_0^+ ,
- all discontinuities are in \mathbb{N}_0 .
- An interval $[b, e] \subset \text{Intv}$ is called **discrete** if and only if $b, e \in \mathbb{N}_0$.
- We say (for a discrete time interpretation \mathcal{I} and a discrete interval $[b, e]$)

$$\mathcal{I}, [b, e] \models F_1 ; F_2$$


if and only if there exists $m \in [b, e] \cap \mathbb{N}_0$ such that

$$\mathcal{I}, [b, m] \models F_1 \quad \text{and} \quad \mathcal{I}, [m, e] \models F_2$$

• We say $\mathcal{I}, [b, e] \models \Gamma P$
 if $\int_b^e P_{\mathcal{I}}(t) dt = (e-b)$
 $\wedge (e-b) > 0$

Differences between Continuous and Discrete Time

- Let P be a state assertion.

	Continuous Time		Discrete Time	
$\models^? ([P]; [P]) \Rightarrow [P]$	✓	✓	✓	✓
$\models^? [P] \Rightarrow ([P]; [P])$	✓	✓		

only chop-point candidates are $m=1$ and $m=2$ but then $m-b=0$ or $e-u=0$

- In particular: $\ell = 1 \iff ([1] \wedge \neg([1]; [1]))$ (in discrete time).

21/51

Expressiveness of RDC

- $\ell = 1 \iff [1] \wedge \neg([1]; [1])$
- $\ell = 0 \iff \neg\Gamma\Gamma$
- $true \iff \ell=0 \vee \neg(\ell=0)$
- $\int P = 0 \iff \Gamma\neg P \vee \ell=0$
- $\int P = 1 \iff (\int P = 0); (\Gamma P \wedge \ell=1); (\int P = 0)$
- $\int P = k + 1 \iff (\int P = k); (\int P = 1)$
- $\int P \geq k \iff (\int P = k); true$
- $\int P > k \iff \int P \geq k + 1$
- $\int P \leq k \iff \neg(\int P > k)$
- $\int P < k \iff \int P \leq k - 1$

where $k \in \mathbb{N}^+$

so still $\diamond F := true; F; true$ in RDC

22/51

Decidability of Satisfiability/Realisability from 0


Theorem 3.6.

The satisfiability problem for RDC with discrete time is decidable.

Theorem 3.9.

The realisability problem for RDC with discrete time is decidable.

RDC formula F .



- $\mathcal{L}(F) = \emptyset \Rightarrow F$ not SAT
- $\mathcal{L}(F) = \emptyset$ is decidable

References

-
- [Chaochen and Hansen, 2004] Chaochen, Z. and Hansen, M. R. (2004). *Duration Calculus: A Formal Approach to Real-Time Systems*. Monographs in Theoretical Computer Science. Springer-Verlag. An EATCS Series.
- [Olderog and Dierks, 2008] Olderog, E.-R. and Dierks, H. (2008). *Real-Time Systems - Formal Specification and Automatic Verification*. Cambridge University Press.