Real-Time Systems

Lecture 10: DC Properties IIb

2014-06-26

Dr. Bernd Westphal

Albert-Ludwigs-Universität Freiburg, Germany

Sketch: Proof of Theorem 3.10 Reduce divergence of two-counter machines to realisability from 0:

is realisable from 0.

• Then $\mathcal M$ diverges if and only if $F(\mathcal M) \wedge \neg \Diamond \lceil q_{fin} \rceil$ is realisable from 0. • Being encoding of the run can be characterised by DC formula $F(\mathcal{M})$.

such that

Given a two-counter machine M with final state q_{fin}.
 construct a DC formula F(M) := encoding(M)

 $F(M) \land \neg \Diamond \lceil q_{fin} \rceil$

 ${\cal M}$ diverges $\,$ if and only if $\,$ the DC formula

If realisability from 0 was (semi-)decidable, divergence of two-counter machines would be (which it isn't).

6/24

Last Lecture:

Contents & Goals

- Satisfiability and realisability from 0 is decidable for RDC in discrete time
 Undecidable problems of DC in continuous time

- This Lecture: Educational Objectives: Capabilities for following tasks/questions

(Variants of) RDC in Continuous Time

- Facts: (un)decidability properties of DC in discrete/continuous time.
 What's the idea of the considered (un)decidability proofs?

Undecidable problems of DC in continuous time cont'd

3/24

Construction of $F(\mathcal{M})$

Reducing Divergence to DC realisability: Idea

* A single configuration K of $\mathcal M$ can be encoded in an interval of length 4; being an encoding interval can be characterised by a DC formula.

An interpretation on 'Time' encodes the computation of ${\mathcal M}$ if

• each interval [4n,4(n+1)], $n\in\mathbb{N}_0$, encodes a configuration K_n , • each two subsequent intervals [4n,4(n+1)] and [4(n+1),4(n+2)], $n\in\mathbb{N}_0$, encode configurations $K_n\vdash K_{n+1}$ in transition relation.

In the following, we give DC formulae describing

- the initial configuration,

the general form of configurations,
the transitions between configurations,
the handling of the final state.
F(M) is the conjunction of all these formulae.

F(M) = init ~ koop ~ " 7. inc ; 19 & figure (9: inc; 17)

13/24

11/24

Initial and General Configurations

 $init : \Longleftrightarrow (\ell \geq 4 \implies \lceil q_0 \rceil^1; \lceil B \rceil^1; \lceil X \rceil^1; \lceil B \rceil^1; true)$

where $Q := \neg (X \lor C_1 \lor C_2 \lor B)$.
$$\begin{split} keep :& \Longleftrightarrow \square([Q]^1; [B \vee C_1]^1; [X]^1; [B \vee C_2]^1; \ell = 4 \\ & \Longrightarrow \ell = 4; [Q]^1 : [B \vee C_1]^1; [X]^1; [B \vee C_2]^1) \end{split}$$

14/24

Auxiliary Formula Pattern copy

$$\begin{split} copy(F_1\{P_1,\dots,P_n\}) :&\iff \\ \forall c,d \bullet \square ([F \land \ell = c) \colon ([P_1 \lor \dots \lor P_n] \land \ell = d) \colon [P_1] \colon \ell = 4 \\ &\implies \ell = c + d + 4 \colon [P_1] \end{split}$$
pounta state associas

$$\begin{split} \forall c,d \bullet \Box \big((P \wedge \ell = c) : \big([P_1 \vee \cdots \vee P_n] \wedge \ell = d \big) : [P_n] : \ell = 4 \\ \Longrightarrow \ell = c + d + 4 : [P_n] \end{split}$$

 $\forall c,d \bullet D \left(\begin{array}{c} \frac{1}{c_{ee}} & R_{u,v} R_{1} & R_{1} \\ \frac{1}{c_{ee}} & \frac{1}{c_{ee}} & \frac{1}{c_{ee}} & \frac{1}{c_{ee}} \end{array} \right)$ 6=C+d+4

15/24

17/24

$q: dec_1: q', q''$ (Decrement)

 $q:inc_1:q'$ (Increment)

(i) Keep rest of first counter

st counter $\underbrace{\mathcal{F}}_{copy(\lceil q \rceil^1: \lceil B \lor C_1 \rceil; \lceil C_1 \rceil, \{B, C_1 \})}^{\mathcal{F}_{copy}}$

(ii) Leave second counter unchanged

 $copy(\lceil q \rceil^1 \mathbin{;} \lceil B \vee C_1 \rceil \mathbin{;} \lceil X \rceil^1, \{B, C_2\})$

(i) If zero

$$\Box(\lceil q \rceil^1; \lceil B \rceil^1; \lceil X \rceil^1; \lceil B \vee C_2 \rceil^1; \ell = 4 \implies \ell = 4; \lceil q' \rceil^1; \lceil B \rceil^1; true)$$

(ii) Decrement counter

$$\begin{split} \forall d \bullet \Box ([q]^1:([B];[C_1] \land \ell = d):[B]:[B \lor C_1]:[X]^1:[B \lor C_2]^1:\ell = \\ & \Longrightarrow \ell = 4:[q'']^1:[B]^d:tue) \end{split}$$

(iii) Keep rest of first counter

$$copy(\lceil q \rceil^1 ; \lceil B \rceil ; \lceil C_1 \rceil ; \lceil B_1 \rceil, \{B, C_1\})$$

18/24

(q): $inc_1:(q')(Increment)$ (ii) Increment counter (i) Change state
$$\begin{split} &\square([q]^1; [B \vee C_1]^1; [X]^1; [B \vee C_2]^1; \ell = 4 \implies \ell = 4; [q']^1; true) \\ &D\Big(\vdash_{\mathbf{GA}}^{\mathbf{G}_1} \vdash_{\mathbf{GA}}^{\mathbf{GG}_2} \vdash_{\mathbf{GG}_2}^{\mathbf{GG}_2} \vdash_{\mathbf{GG}_2}^{\mathbf{GG}_2$$
[27] AVE

$$\begin{split} \forall \, d \bullet \Box ([q]^1:[B]^d, (\ell=0 \lor [C_1]:[-X]):[X]^1:[B \lor C_2]^1:\ell=4 \\ & \Longrightarrow_{\ell} \ell=4:[q']^1:([B]:[C_1]:[B] \land \ell=d):true \\ \forall d \bullet \Box \Big(\underbrace{\begin{bmatrix} \mathbf{i}_1^2 & [\mathbf{i}_2^2] \otimes \partial_{\mathbf{i}_1^2} \otimes \partial_{\mathbf{i}_2^2} \otimes$$
4-4 [4] [B]:[G]:[B] + + + +

Final State

 $copy(\lceil q_{fin}\rceil^1 \colon \lceil B \vee C_1 \rceil^1 \colon \lceil X \rceil \colon \lceil B \vee C_2 \rceil^1, \{q_{fin}, B, X, C_1, C_2\})$

19/24

Satisfiability

Following [Chaochen and Hansen, 2004] we can observe that

This yields ${\mathcal M}$ halts if and only if the DC formula $F({\mathcal M}) \wedge \lozenge \lceil q_{fin} \rceil$ is satisfiable.

 $\label{thm:continuous} Theorem~3.11.~~ The satisfiability~problem~for~DC~with~continuous~time~is~undecidable.$

 ${\mathcal M}$ diverges if and only if ${\mathcal M}$ does not halt if and only if $F({\mathcal M}) \wedge \neg \Diamond \left[q_{fin}\right]$ is not satisfiable.

Furthermore, by taking the contraposition, we see

(It is semi-decidable.)

Thus whether a DC formula is not satisfiable is not decidable, not even semi-decidable.

20/24

Validity

ullet By Remark 2.13, F is valid iff $\neg F$ is not satisfiable, so

Corollary 3.12. The validity problem for DC with continuous time is undecidable, not even semi-decidable.

21/24

- 10 - 2014-06-26 - Scont

[Chaochen and Hansen, 2004] Chaochen, Z. and Hansen, M. R. (2004).

Duration Calculus: A Formal Approach to Real-Time Systems. Monographs in Theoretical Computer Science. Springer-Verlag. An EATCS Series.

[Olderog and Dierks, 2008] Olderog, E.-R. and Dierks, H. (2008). Real-Time Systems - Formal Specification and Automatic Verification. Cambridge University Press.

References

23/24

24/24

Discussion

 \bullet Note: the DC fragment defined by the following grammar is sufficient for the reduction

$$F ::= \lceil P \rceil \mid \neg F_1 \mid F_1 \vee F_2 \mid F_1 \mathbin{;} F_2 \mid \ell = 1 \mid \ell = x \mid \forall x \bullet F_1,$$

 ${\cal P}$ a state assertion, ${\boldsymbol x}$ a global variable.

Formulae used in the reduction are abbreviations:

$$\begin{split} \ell &= 4 \iff \ell = 1; \ell = 1; \ell = 1; \ell = 1 \\ \ell &\geq 4 \iff \ell = 4; true \\ \ell &= x + y + 4 \iff \ell = x; \ell = y; \ell = 4 \end{split}$$

- Length 1 is not necessary we can use $\ell=z$ instead, with fresh z.
 This is RDC augmented by ${}^*\ell=x^n$ and ${}^*\forall x^n$,
 which we denote by RDC $+\ell=x, \forall x$.

22/24