Software Design, Modelling and Analysis in UML

Lecture 12: Core State Machines II

2013-12-09

Prof. Dr. Andreas Podelski, Dr. Bernd Westphal

Albert-Ludwigs-Universität Freiburg, Germany

Contents & Goals

Last Lecture:

- State machine syntax
- core state machines

This Lecture:

- Educational Objectives: Capabilities for following tasks/questions.
 - What does this State Machine mean? What happens if I inject this event?
 - Can you please model the following behaviour.
 - What is: Signal, Event, Ether, Transformer, Step, RTC.

• Content:

- The basic causality model
- Ether
- System Configuration, Transformer
- Examples for transformer
- Run-to-completion Step

6.2.3 The Basic Causality Model [OMG, 2007b, 12]

"Causality model' is a specification of how things happen at run time [...].

The causality model is quite straightforward:

- Objects respond to messages that are generated by objects executing communication actions.
- When these messages arrive, the receiving objects eventually respond by executing the behavior that is **matched** to that message.
- The dispatching method by which a particular behavior is associated with a given message depends on the higher-level formalism used and is not defined in the UML specification

(i.e., it is a semantic variation point).

The causality model also subsumes behaviors invoking each other and passing information to each other through arguments to parameters of the invoked behavior, [...].

This purely 'procedural' or 'process' model can be used by itself or in conjunction with the object-oriented model of the previous example."

- Event occurrences are detected, dispatched, and then processed by the state machine, one at a time.
- The semantics of event occurrence processing is based on the run-tocompletion assumption, interpreted as run-to-completion processing.
- Run-to-completion processing means that an event [...] can only be taken from the pool and dispatched if the processing of the previous [...] is fully completed.
- The processing of a single event occurrence by a state machine is known as a run-to-completion step.
- Before commencing on a run-tocompletion step, a state machine is in a stable state configuration with all entry/exit/internal-activities (but not necessarily do-activities) completed.


- The same conditions apply after the run-to-completion step is completed.
- Thus, an event occurrence will never be processed [...] in some intermediate and inconsistent situation.
- [IOW,] The run-to-completion step is the passage between two state configurations of the state machine.
- The run-to-completion assumption simplifies the transition function of the StM, since concurrency conflicts are avoided during the processing of event, allowing the StM to safely complete its run-to-completion step.

6/68

15.3.12 StateMachine [омб, 2007ь, 563]

- The order of dequeuing is not defined, leaving open the possibility of modeling different priority-based schemes.
- Run-to-completion may be implemented in various ways. [...]

- 12 - 2013-12-09 - 5








•

- We have to formally define what event occurrence is.
- We have to define where events are stored what the event pool is.
- We have to explain how transitions are chosen "matching".
- We have to explain what the effect of actions is on state and event pool.
- We have to decide on the **granularity** micro-steps, steps, run-to-completion steps (aka. super-steps)?
- We have to formally define a notion of stability and RTC-step completion.
- And then: hierarchical state machines.



Roadmap: Chronologically

(i) What do we (have to) cover?
UML State Machine Diagrams Syntax.



(iii) Def.: Core state machine.

(iv) Map UML State Machine Diagrams to core state machines.

Semantics:

The Basic Causality Model

- (v) Def.: Ether (aka. event pool)
- (vi) Def.: System configuration.
- (vii) Def.: Event.
- (viii) Def.: Transformer.
- (ix) Def.: Transition system, computation.
- (x) Transition relation induced by core state machine.
- (xi) Def.: step, run-to-completion step.
- (xii) Later: Hierarchical state machines.

10/68

 (Q_{SD}, q_0, A_S)

UML

Mathematics

UML

=(N,E,f)

 $\mathcal{O}\mathcal{D}$

System Configuration, Ether, Transformer

Definition. Let $\mathscr{S} = (\mathscr{T}, \mathscr{C}, V, atr, \mathscr{E})$ be a signature with signals and \mathcal{D} a structure.

We call a tuple $(Eth, ready, \oplus, \ominus, [\cdot])$ an ether over $\mathscr S$ and $\mathscr D$ if and only if it provides

• a ready operation which yields a set of events that are ready for a given object, i.e. for an event and an object a object of signal includes the pool E_{n} includes the pool E_{n} of signal includes $ready: Eth \times \mathcal{D}(\mathscr{C}) \to 2^{\mathscr{D}(\mathscr{E})}$ set of E instances

- a operation to insert an event destined for a given object, i.e. for $\mathcal{E}_{\mathbf{G}}$, destination, event obtain $\oplus: Eth \times \mathscr{D}(\mathscr{C}) \times \mathscr{D}(\mathscr{E}) \to Eth$ new event pool
- a operation to **remove** an event, i.e. $\underbrace{\boldsymbol{\mathcal{E}_{h}}}_{\boldsymbol{\mathcal{E}}} \underbrace{\boldsymbol{\mathcal{E}}}_{\boldsymbol{\mathcal{E}}}^{\boldsymbol{\mathcal{E}}} \boldsymbol{\mathcal{E}} \boldsymbol{$
- an operation to clear the ether for a given object, i.e.

$$[\cdot]: Eth \times \mathscr{D}(\mathscr{C}) \to Eth.$$

13/68

Ether: Examples

(Eth, ready,
$$\oplus$$
, \odot . (3)
ready: Eth \times D(C) \rightarrow 2 D(C)

- A (single, global, shared, reliable) FIFO queue is an ether:
 - Eth=(D(C)×D(E))*

Seq the set of all finite sequences of pairs $(v,e) \in \mathcal{D}(E) \times \mathcal{D}(E)$ concat ready $(v,e) \cdot (v,e) \cdot (v,e)$

- $\bigoplus \{\mathcal{E}, \cup, e\} = \mathcal{E}, \{\mathcal{V}, e\}$ $\bigoplus \{(\mathcal{V}, e), \mathcal{E}, f\} = \{(\mathcal{V}, e), \mathcal{E}, f\}$ $\bigoplus \{(\mathcal{V}, e), \mathcal{E}, f\} = \{(\mathcal{V}, e), \mathcal{E}, f\}$ $\bigoplus \{(\mathcal{V}, e), \mathcal$
- One FIFO queue per active object is an ether. [Rhapsody's choice]
- (Lossy queue.) (because D, mady are function)
- One-place buffer.
- Priority queue.
- Multi-queues (one per sender).
- Trivial example: sink, "black hole".
- · Set of events

- The order of dequeuing is not defined, Run-to-completion may be implemented leaving open the possibility of modeling different priority-based schemes.
 - in various ways. [...]

15/68

Ether and [OMG, 2007b] "receiving these place"

/ more conceptional; for us: dispatch / discard

The standard distinguishes (among others)

• SignalEvent [OMG, 2007b, 450] and Reception [OMG, 2007b, 447]

On SignalEvents, it says

A signal event represents the receipt of an asynchronous signal instance. A signal event may, for example, cause a state machine to trigger a transition. [OMG, 2007b, 449]

= messages

Semantic Variation Points

The means by which requests are transported to their target depend on the type of requesting action, the target, the properties of the communication medium, and numerous other factors.

In some cases, this is instantaneous and completely reliable while in others it may involve transmission delays of variable duration, loss of requests, reordering, or duplication.


(See also the discussion on page 421.) [OMG, 2007b, 450]


Our ether is a general representation of the possible choices. ([1, heads relations) Often seen minimal requirement: order of sending by one object is preserved. But: we'll later briefly discuss "discarding" of events. 16/68

```
\begin{array}{c} \textbf{Definition.} \quad \text{Let } \mathcal{S}_0 = (\mathcal{T}_0, \mathcal{C}_0, V_0, atr_0, \mathcal{E}) \text{ be a signature with signals,} \\ \mathcal{D}_0 \text{ a structure of } \mathcal{S}_0, \ (Eth, ready, \oplus, \ominus, [\,\cdot\,]) \text{ an ether over } \mathcal{S}_0 \text{ and } \mathcal{D}_0. \\ \text{Furthermore assume there is one core state machine } M_C \text{ per class } C \in \mathcal{C}. \\ \text{A system configuration over } \mathcal{S}_0, \ \mathcal{D}_0, \ \text{and } Eth \text{ is a pair} \\ \text{a type value for each} \\ \text{state machine} \\ \text{where} \\ \text{o} \mathcal{F} = (\mathcal{T}_0 \ \dot{\cup} \ \{S_{M_C} \mid C \in \mathcal{C}\}, \ \mathcal{E}_0, \\ \text{where} \\ \text{o} \mathcal{F} = (\mathcal{T}_0 \ \dot{\cup} \ \{S_{M_C} \mid C \in \mathcal{C}\}, \ \mathcal{E}_0, \\ \text{where} \\ \text{o} \mathcal{F} = (\mathcal{T}_0 \ \dot{\cup} \ \{S_{M_C} \mid C \in \mathcal{C}\}, \ \mathcal{E}_0, \\ \text{only links} \\ \text{in lists} \\ \text{in } \mathcal{F}_0 \ \dot{\cup} \ \{\langle stable : Bool, -, true, \emptyset \rangle\} \\ \text{o} \mathcal{F}_0 \ \dot{\cup} \ \{\langle stable : Bool, -, true, \emptyset, \emptyset \rangle \mid C \in \mathcal{C}\} \\ \text{over the strip of access to } \\ \text{over the strip of the signal strip of the signal of t
```



90= ({ luts, { d, E}, {a, x}, {c'+> {x}, E+> {a}}, {E})





- We start with some signature with signals $\mathscr{S}_0 = (\mathscr{T}_0, \mathscr{C}_0, V_0, atr_0, \mathscr{E}).$
- A system configuration is a pair (σ, ε) which comprises a system state σ wrt. \mathscr{S} (not wrt. \mathscr{S}_0).
- Such a system state σ wrt. $\mathscr S$ provides, for each object $u \in \text{dom}(\sigma)$,
 - values for the **explicit attributes** in V_0 ,
 - values for a number of implicit attributes, namely
 - a stability flag, i.e. $\sigma(u)(stable)$ is a boolean value,
 - a current (state machine) state, i.e. $\sigma(u)(st)$ denotes one of the states of core state machine M_C ,
 - a temporary association to access event parameters for each class, i.e. $\sigma(u)(params_E)$ is defined for each $E \in \mathscr{E}$.
- For convenience require: there is no link to an event except for $params_E$.

18/68

References

12 = 2013-12-00 = Setmsem =

References

[Harel and Gery, 1997] Harel, D. and Gery, E. (1997). Executable object modeling with statecharts. *IEEE Computer*, 30(7):31–42.

[OMG, 2007a] OMG (2007a). Unified modeling language: Infrastructure, version 2.1.2. Technical Report formal/07-11-04.

[OMG, 2007b] OMG (2007b). Unified modeling language: Superstructure, version 2.1.2. Technical Report formal/07-11-02.

- 12 - 2013-12-09 - main -

68/68