


## Real-Time Systems

### Lecture 19: Quasi-Equal Clocks

2018-01-25

Dr. Bernd Westphal


Albert-Ludwigs-Universität Freiburg, Germany




3-6




## Motivation



4-15



5-15



- Quasi-Equal Clocks
- Definition Properties
- QE Clock Reduction
- The Simple and wrong approach
- Transformation example
- Experiments
- Simple and Complete Edges
- Transformation Schemes
- Correctness of the Transformation
- Excursion: Bisimulation Proofs
- Proof of QE-Completeness
- a particular weak bisimulation relation

- More Experiments

6/61

## Quasi-Equal Clocks

**Definition:** Let  $\mathcal{N}$  be a network of timed-automata with clocks  $X$ . Two clocks  $x, y \in X$  are called **quasi-equal**, denoted by  $\xrightarrow{\mathcal{L}} \approx$ , if and only if for all **reachable** configurations of  $\mathcal{N}$ ,  $x$  and  $y$  are equal or at least one has value 0, i.e.

$$\forall \langle \vec{t}_0, \nu_0 \rangle, t_0, \dots \in \text{Paths}(\mathcal{N}) \forall i \in \mathbb{N}_0, \nu_i \models (x = y \vee x = 0 \vee y = 0).$$

$$\nu_i \models (x = y \vee x = 0 \vee y = 0).$$

6/61

## Example

$\forall \langle \vec{t}_0, \nu_0 \rangle, t_0, \dots \in \text{Paths}(\mathcal{N}) \forall i \in \mathbb{N}_0, \nu_i \models (x = y \vee x = 0 \vee y = 0).$



## Properties of Quasi-Equality


$\forall \langle \vec{t}_0, \nu_0 \rangle, t_0, \dots \in \text{Paths}(\mathcal{N}) \forall i \in \mathbb{N}_0, \nu_i \models (x = y \vee x = 0 \vee y = 0).$



## Quasi-Equal Clock Reduction

Lemma: Quasi-Equality is an equivalence relation.

**Proof:**



9/61

7/61

## Quasi-Equal Clocks

**Definition:** Let  $\mathcal{N}$  be a network of timed-automata with clocks  $X$ . Two clocks  $x, y \in X$  are called **quasi-equal**, denoted by  $\xrightarrow{\mathcal{L}} \approx$ , if and only if for all **reachable** configurations of  $\mathcal{N}$ ,  $x$  and  $y$  are equal or at least one has value 0, i.e.

$$\forall \langle \vec{t}_0, \nu_0 \rangle, t_0, \dots \in \text{Paths}(\mathcal{N}) \forall i \in \mathbb{N}_0, \nu_i \models (x = y \vee x = 0 \vee y = 0).$$

$$\nu_i \models (x = y \vee x = 0 \vee y = 0).$$

8/61

## Quasi-Equal Clock Reduction

- **reflexive:** obvious.
- **symmetric:** obvious.
- **transitive:** a bit tricky  
(induction over a stronger property).

9/61

10/61


Idea: Use Just One Clock

Behaviour:

$$\langle i_0 \rangle_0 \rightarrow^* w_0, 1, 0, 1 \rightarrow^* \langle d_0 \rangle_c \rightarrow \langle d_{0'} \rangle_c \rightarrow^* \langle i_0 \rangle_{0'}$$


12:6

A More Elaborate Transformation  $\forall x \in \mathcal{X}, \exists j \in \mathcal{J}, x = j$




12:6

How Does It Work?




12:6

Experiments ( $\square$  true)



15:6

Simple Edges



15:6

Definition: An edge  $e = (l, \alpha, \varphi, \vec{r}, f)$  resetting at least one quasi-equal clock is called simple edge if and only if the following conditions are satisfied

- (i)  $\alpha = \tau$ ,  $\varphi(e \geq \tau)$ ,  $\vec{r} = (x := 0)$ , for some constant  $x$  and local clock  $x_r$ .
- (ii)  $l(f) = \underline{l} \leq \overline{l}(e)$ .
- (iii)  $e$  is pre- and post-delayed, and  $e$  is the only edge with source  $l$ .
- (iv)  $e$  is called complex edge.

Otherwise  $e$  is called complex edge.

Transformation Scheme: Variables and Channels

Given a network  $\mathcal{N}$  of timed automata, the variables and channels of  $\mathcal{Q}\mathcal{E}$ -transformation of  $\mathcal{N}$  are obtained by the following procedure:

- remove all quasi-equal clocks from  $\mathcal{N}$ .
- for each equivalence class of quasi-equal clocks  $\mathcal{Y}$ ,
  - add a fresh clock  $y_\mathcal{Y}$  to  $\mathcal{N}'$
  - add a fresh boolean variable  $t_\mathcal{Y}$  to  $\mathcal{N}'$
  - for each quasi-equal clock  $x \in \mathcal{Y}$  in  $\mathcal{N}$ , initial value:  $t_\mathcal{Y} := 1$ .
  - add a fresh channel  $reset_\mathcal{Y}$  to  $\mathcal{N}'$ .

15:6

17:6

### Transformation Scheme (for Simple Edges)

$$\frac{\frac{(\ell) \xrightarrow{\varphi} \ell'}{\frac{\ell}{\Gamma(\ell)}} \quad \frac{\ell \xrightarrow{\varphi} \ell'}{\Gamma(\ell)}}{\Gamma(\ell)}$$

$$\frac{\frac{\frac{(\ell) \xrightarrow{\varphi} \ell'}{\frac{\ell}{\Gamma(\ell)}} \quad \frac{\ell \xrightarrow{\varphi} \ell'}{\Gamma(\ell)}}{\Gamma(\ell)} \quad \frac{\ell \xrightarrow{\varphi} \ell'}{\Gamma(\ell)}}{\Gamma(\ell)}$$

19:46

### Constraint Transformation $\Gamma$

Definition. Let  $N'$  be a network. Let  $Y, W \in \mathcal{EC}_N$  be sets of quasi-equal clocks of  $N$ .  $x \in Y$  and  $y \in W$  clocks.

Given a clock constraint  $\varphi_{ab}$ , we define:


$$\begin{aligned} \Gamma_0(\varphi_{ab}) := & \left\{ \begin{array}{l} ((x_Y \sim c \wedge b_Z) \vee (0 \sim c \wedge \neg b_Z)) \text{ , if } \varphi_{ab} = x \sim c, \\ ((x_Y \sim c \wedge b_Z) \vee (0 \sim c \wedge \neg b_Z) \wedge t_a \sim t_b) \text{ , if } \varphi_{ab} = x \sim y \sim c, \\ \vee (0 \sim x_W \sim c \wedge b_Z \wedge t_a \sim t_b) \\ \vee (0 \sim c \wedge \neg b_Z \wedge \neg t_b) \end{array} \right. \\ & \text{, if } \varphi_{ab} = c_1 \wedge c_2, \\ & \Gamma_0(c_1) \wedge \Gamma_0(c_2) \end{aligned}$$

Then  $\Gamma(\varphi_{ab} \wedge \psi_{out}) := \Gamma_0(\varphi_{ab}) \wedge \psi_{out}$ .

19:46


### Resetter Construction (for Simple Edges)

- For each equivalence class  $\underline{Y} = \{x_1, \dots, x_n\} \in \mathcal{EC}_N$  add a resetter  $R_Y$  to  $N'$ .




20:01

### Transformation Example (for Complex Edges)



Transformation Example (for Complex Edges)



20:01

### Correctness of the Transformation

#### QE-Transformation Correctness

Theorem. Let  $N'$  be a network of timed automata and  $CF$  a configuration formula over  $N$ . Then


$$N \models \exists \Diamond CF \iff N' \models \exists \Diamond \Omega(CF).$$

#### Correctness of the Transformation

20:45


20:45

## Query Transformation




26/61

## Example



26/61

## Example



26/61

## Proof Sketch

- Use a weak bisimulation relation – the basic idea.
- Let  $T_i = (Conf_i, A_i, \cdot, \Delta_i \times A_i)$ ,  $i = 1, 2$ , be labelled transition systems with (for simplicity)  $Conf_i = \{c_{\alpha,i}\}$ .
- A relation  $R \subseteq Conf_1 \times Conf_2$  is called weak bisimulation if and only if
  - the initial configurations are related, i.e.  $(c_{\alpha,1}, c_{\alpha,2}) \in R$ .
  - two related configurations satisfy the same terms, i.e.  
 $\forall c_1, c_2, term \bullet (c_1, c_2) \in R \implies (c_1 \models term \iff c_2 \models term)$

- given two related configurations  $(c_1, c_2) \in R$ 
  - if  $T_1$  has a  $\lambda$ -transition from  $c_1$  to some  $c'_1$ , then  $T_2$  has  $\tau$ - and  $\lambda$ -transitions from  $c_2$  to a related  $c'_2$ , i.e.  
 $\forall c'_1 \bullet c_1 \xrightarrow{\lambda} c'_1 \implies \exists c'_2 \bullet c_2 \xrightarrow{\tau} c'_2 \wedge (c'_1, c'_2) \in R$
  - similarly for  $T_2$  to  $T_1$ , i.e.  
 $\forall c'_2 \bullet c_2 \xrightarrow{\lambda} c'_2 \implies \exists c'_1 \bullet c_1 \xrightarrow{\tau} c'_1 \wedge (c'_1, c'_2) \in R$

$T_1$  and  $T_2$  are called **weakly bisimilar**, if there exists a weak bisimulation for  $T_1, T_2$ .

26/61

## Once Again

- $(c_{\alpha,1}, c_{\alpha,2}) \in R$ .
- $\forall c_1, c_2, term \bullet (c_1, c_2) \in R \implies (c_1 \models term \iff c_2 \models term)$
- for all  $(c_1, c_2) \in R$ .
  - " $T_2$  can simulate transitions of  $T_1$ :


$$\begin{array}{c} c_1 \xrightarrow{\Delta_i} c'_1 \\ \Downarrow R \\ c_2 \xrightarrow{\Delta_j} c'_2 \end{array} \implies \begin{array}{c} \exists c'_2 \bullet c_2 \xrightarrow{\tau} c'_2 \\ \Downarrow R \\ \exists c'_1 \bullet c_1 \xrightarrow{\Delta_i} c'_1 \end{array}$$

(using any finite number of  $\neg$ -transitions in between)

26/61




## Example




35/61

## Proof of Having Indeed a Bisimulation



35/61

## Proof of Having Indeed a Bisimulation




35/61

## Proof of Having Indeed a Bisimulation

### Cases:

- delay  $d > 0$
- first simple edge
- other simple edge
- non-reset, or at least one complex: rewriter may need to push simples first, then take delay in  $\mathcal{N}'$ .
- do same delay in  $\mathcal{N}'$ .




35/61

## Proof of Having Indeed a Bisimulation

### Cases:

- delay  $d > 0$
- first simple edge
- other simple edge
- non-reset, or at least one complex: rewriter may need to push simples first, then take delay in  $\mathcal{N}'$ .
- do same delay in  $\mathcal{N}'$ .




35/61

## Proof of Having Indeed a Bisimulation


### Cases:

- delay  $d > 0$
- first simple edge
- other simple edge
- non-reset, or at least one complex
- do same delay in  $\mathcal{N}'$ .



35/61


### Proof of Having Indeed a Bisimulation



- $r \xrightarrow{\lambda} r'$  to  $s \xrightarrow{\lambda^*} s'$ :
- delay  $d > 0$ : do same delay in  $\mathcal{N}$ .

35/61


### Proof of Having Indeed a Bisimulation



- $r \xrightarrow{\lambda} r'$  to  $s \xrightarrow{\lambda^*} s'$ :
- delay  $d > 0$ : take same edge in  $\mathcal{N}$ .

35/61


### Proof of Having Indeed a Bisimulation



- $r \xrightarrow{\lambda} r'$  to  $s \xrightarrow{\lambda^*} s'$ :
- delay  $d > 0$ : complex, or non-resetting
- reset to  $nst$ , or returns no simples enab. in  $\mathcal{N}$ : do nothing in  $\mathcal{N}$ .


35/61

### Proof of Having Indeed a Bisimulation



**Cases:**

- delay  $d > 0$
- complex, or non-resetting
- reset to  $nst$ , or returns no simples enab. in  $\mathcal{N}$ : take all enabled simple edges in  $\mathcal{N}$ .



35/61


### More Experiments

### Case Studies




35/61


35/61




M. E. JENSEN, K. G. LARSEN, et al. "Modeling and Analysis of a Collision Avoidance Protocol Using SPIN and Uppaal". In: DIMACS. Vol. 32. DIMACS, 1995, pp. 33-50.




B. Berard, P. Bouyer, et al. / Analysing the pGM Protocol with UPPAAL. In: IJPR 42(14) (2004), pp. 2773–2791.




N. Petrucci. Verification of a Resource-Soliciting Protocol Using Timed Automata. In: CI 2009, pp 655-672.



Umal, S. Potier, et al. "Formal Verification of Redundant Media Extension of Ethernet PowerLink". In: ETFA. IEEE, 2007, pp. 1045-1052.




P. Kordy, R. Langerak et al. "Re-verification of a Lip Synchronization Protocol Using Robust Reachability". In: FMA. Vol. 20. EPTCS. 2009, pp 49-62.



W. Steiner and W. Elmreich, "Automatic Recovery of the TTPA Sensor/Actuator Network". In WISES, Vienna University of Technology, 2003, pp. 25-37.

## Case Studies



D. Dietrich, A. Podelski et al. ‘‘Desingularization of Timed Automata Standards Through Formalization and Graphical Languages’’. In: RE. IEEE, 2011, pp. 265–270.

37/6

## Savings

**Theorem.** Let  $\mathcal{N}'$  be a network of timed automata with a set of equivalence classes of quasi-equal clocks  $\mathcal{E}_{\mathcal{N}'}^c$ , where  $|Y| \geq 2$ ,  $Y \in \mathcal{E}_{\mathcal{N}'}^c$ , and each clock  $x \in Y$ ,  $y \in \mathcal{E}_{\mathcal{N}}^c$  is exclusively reset by simple edges. Then the number of configurations of  $\mathcal{N}'$  is bounded above by:

$$|L(A_1) \times \dots \times L(A_n) \times L(\mathcal{R}_{Y_1}) \times \dots \times L(\mathcal{R}_{Y_m})| \leq \frac{(2c + 2)^{|\mathcal{E}_{\mathcal{N}'}^c|}}{(4c + 3)^{|\mathcal{E}_{\mathcal{N}}^c|}} \cdot |\mathcal{E}_{\mathcal{N}}^c|^{|\mathcal{E}_{\mathcal{N}'}^c|-1}$$

where  $c = \max\{\epsilon_x \mid x \in \mathcal{X}(\mathcal{N})\}$ .

39/6

## Upper Bound on Number of Configurations

• “It’s (a bit more) complicated”

## Only Simple Edges

**Lemma.** Let  $\mathcal{N}'$  be a network of timed automata with a set of equivalence classes of quasi-equal clocks  $\mathcal{E}_{\mathcal{N}'}^c$ , where

- $|Y| \geq 2$ ,  $Y \in \mathcal{E}_{\mathcal{N}'}^c$ , and each clock  $x \in Y$ ,  $y \in \mathcal{E}_{\mathcal{N}}^c$  is exclusively reset by simple edges.
- Then  $|Ready_{\mathcal{N}'}| < |Ready_{\mathcal{N}}|$ .

[Here,  $Ready_{\mathcal{N}}$  denotes the set of all reachable zone graph-configuration of  $\mathcal{N}$ .]

**Proof.** Use the following lemma.

**Lemma.** Let  $\mathcal{N}'$  be a network where all quasi-equal clocks are exclusively reset by simple edges. Then

$$|Ready_{\mathcal{N}'}| = \left( \sum_{s \in Ready_{\mathcal{N}}} 2^{|class(s)|} \right) + \sum_{s \in Ready_{\mathcal{N}}} [|class(s)| + 2]$$

## Content

- Quasi-Equal Clocks
  - Definition, Properties
- QE Clock Reduction
  - The simple and wrong approach
  - Transformation example
  - Simple and Complex Edges
  - Transformation schemes
  - Correctness of the Transformation
  - Excursion: Bisimulation Proofs
  - Proof of QE Correctness
  - a particular weak bisimulation relation
- Non-Experiments
- Savings

40/6

42/6

- The space complexity of Pure-TA reachability-checking is  $L_1 \times \dots \times L_n \cdot \text{Regions}(X)$ , i.e. exponential in number of clocks and of TA.

If a model is expensive to check,

- it may necessarily be that expensive.
- or artificially / non-necessarily.  
→ take a closer look (= exercises).

One example: **Quasi-equal clocks**

- advantage: can be good for validation.
- dis-advantage: expensive to check.
- The QE transformation [source-to-source]
- eliminates interleavings of simple edges.
- reduces DTM size to  $(\text{number of equiv. classes})^2$ .
- reflects all queries.

4.3(v)

- ### References
- 
- Arnis, S., Wenzel, B., Deutsch, D., Marin, M., Andrić, A. S., and Podelski, A. (2016). Ready for testing: Ensuring conformance to industrial standards through formal verification. *Fund Appl Comput.* 28(3):499–527.
  - Heeren, C. (2011). Reducing quasi-equal clocks in networks of timed automata. Master's thesis, Albert-Ludwigs-Universität Freiburg.
  - Heeren, C. (2017). *The Class of Timed Automata with Quasi-Equal Clocks*. PhD thesis, Albert-Ludwigs-Universität Freiburg.
  - Heeren, C. and Verípcsil, B. (2015). Quasi-equal clock reduction: Eliminating assumptions on networks. In Pfennig, N., editor, *IFCS volume 94*, pages 173–189. Springer.
  - Heeren, C. and Verípcsil, B. (2016). The model checking problem in networks with quasi-equal clocks. In Dyreson, C., Hansen, M. R., and Hunsberger, L., editors, *TIME*, pages 21–30. IEEE Computer Society.
  - Heeren, C., Wenzel, B., and Podelski, A. (2014). Quasi-equal clock reduction: More networks, more queries. In Abraham, E. and Havelund, K., editors, *TACAS volume 843 of LNCS*, pages 295–309. Springer.
  - Oderberg, R. and Berndt, H. (2008). *Real-Time Systems - Formal Specification and Automatic Verification*. Cambridge University Press.

4.4(v)

4.4(v)

4.5(v)