# **Real-Time Systems**

# Lecture 19: Quasi-Equal Clocks

2018-01-25

Dr. Bernd Westphal

Albert-Ludwigs-Universität Freiburg, Germany

### Motivation

# WFAS Self-Monitoring

- Periodically, each sensor sends a "hi master, I'm still here" message to its master.
- If a master misses that message from one of its sensors: report incidence.
- To avoid <u>message collision</u>, employ a TDMA (time division multiple access) scheme.







### WFAS Self-Monitoring

Sensor 1 says "I'm here" to its master











### A Closer Look

- Option 1: well, that's exponential space complexity, we need to accept that.
- Option 2: take a closer look.



### Content

- Quasi-Equal Clocks
- └ Definition, Properties
- **QE Clock Reduction**
- →● The simple, and wrong approach
- **Transformation example**
- • Experiments
- Simple and Complex Edges
- └ Transformation schemes
- Correctness of the Transformation
- Excursion: Bisimulation Proofs
- Proof of QE-Correctness
- a particular weak bisimulation relation
- More Experiments

# Quasi-Equal Clocks

**Definition.** Let  $\mathcal{N}$  be a network of timed automata with clocks X. Two clocks  $x, y \in X$  are called quasi equal, denoted by  $x \simeq y$ , if and only if, for all reachable configurations of  $\mathcal{N}$ , x and y are equal or at least one has value 0, i.e.

$$\forall \langle \vec{\ell_0}, \nu_0 \rangle, t_0 \xrightarrow{\lambda_1} \langle \vec{\ell_1}, \nu_1 \rangle, t_1 \dots \in \mathsf{Paths}(\mathcal{N}) \forall i \in \mathbb{N}_0 \bullet \\ \nu_i \models (x = y \lor x = 0 \lor y = 0).$$

### Example

 $\forall \langle \vec{\ell_0}, \nu_0 \rangle, t_0 \dots \in \mathsf{Paths}(\mathcal{N}) \forall i \in \mathbb{N}_0 \bullet \nu_i \models (x = y \lor x = 0 \lor y = 0).$ 



# Properties of Quasi-Equality

$$\forall \langle \vec{\ell_0}, \nu_0 \rangle, t_0 \dots \in \mathsf{Paths}(\mathcal{N}) \forall i \in \mathbb{N}_0 \bullet \nu_i \models (x = y \lor x = 0 \lor y = 0).$$

Lemma. Quasi-Equality is an equivalence relation.

Proof:

- reflexive: obvious.
- symmetric: obvious.
- **transitive**: a bit tricky (induction over a stronger property).

Quasi-Equal Clock Reduction

### Idea: Use Just One Clock



• Behaviour:

$$\langle \stackrel{\mathbf{i},0}{\mathbf{i},} \rangle, 0 \to^* \langle \stackrel{\mathbf{w},0.1}{\mathbf{i},} \rangle, 0.1 \to^* \langle \stackrel{\mathbf{d},c}{\mathbf{d},} \rangle, c \qquad \searrow \qquad \langle \stackrel{\mathbf{i},0}{\mathbf{d},} \rangle, \\ \langle \stackrel{\mathbf{d},0}{\mathbf{i},} \rangle, q \to \mathcal{A}_{\mathbf{i},\mathbf{i},\mathbf{i}} \rangle$$

c

c



### How Does It Work?

$$\overline{\langle \mathbf{i}, \mathbf{0} \\ \mathbf{i}, \mathbf{0} \rangle}, 0 \rightarrow^{*} \langle \mathbf{w}, \mathbf{0}, \mathbf{1} \\ \mathbf{i}, \mathbf{0}, \mathbf{1} \rangle, 0.1 \rightarrow^{*} \langle \mathbf{d}, w - \mathbf{1} \\ \mathbf{i}, w - \mathbf{1} \rangle, w - 1 \rightarrow^{*} \langle \mathbf{d}, w + \mathbf{1} \rangle, w + 1 \rightarrow^{*} \langle \mathbf{d}, c \\ \mathbf{d}, c \rangle, c \rightarrow \begin{cases} \mathbf{i}, \mathbf{0} \\ \mathbf{d}, c \rangle, c \end{cases} \rightarrow \langle \mathbf{i}, \mathbf{0} \\ \mathbf{i}, \mathbf{0} \rangle, c \rightarrow^{*} \\ \langle \mathbf{i}, \mathbf{0} \rangle, c \end{cases}$$





### Simple Edges

**Definition.** An edge  $e = (\ell, \alpha, \varphi, \vec{r}, \ell')$  resetting at least one quasi-equal clock is called <u>simple edge</u> if and only if the following conditions are satisfied:

(i) 
$$\alpha = \tau$$
,  $\varphi \equiv x \ge c$ ,  $\vec{r} = \langle x := 0 \rangle$ ,

for some constant c and local clock x,

(ii) 
$$I(\ell) = x \leq c$$
,

(iii) 
$$e$$
 is pre- and post-delayed, and

(iv) e is the only edge with source  $\ell$ .

Otherwise e is called complex edge.



### Transformation Scheme: Variables and Channels

Given a network  $\mathcal{N}$  of timed automata, the **variables and channels** of **QE-transformation** of  $\mathcal{N}'$  are obtained by the following procedure:

- remove all quasi-equal clocks from  $\mathcal{N}$ ,
- for each equivalence class of quasi-equal clocks Y, add a fresh clock  $x_Y$  to  $\mathcal{N}' \longrightarrow rep_T^{\ell}$
- add a fresh boolean variable  $t_x$  to  $\mathcal{N}'$ for each quasi-equal clock x in  $\mathcal{N}$ , initial value:  $t_x := 1$ ,
- add a fresh channel  $reset_Y$  to  $\mathcal{N}'$ .

### Transformation Scheme (for Simple Edges)



**Definition.** Let  $\mathcal{N}$  be a network. Let  $Y, W \in \mathcal{EC}_{\mathcal{N}}$  be sets of quasi-equal clocks of  $\mathcal{N}, x \in Y$  and  $y \in W$  clocks. Given a clock constraint  $\varphi_{clk}$ , we define:

$$\Gamma_{0}(\varphi_{clk}) := \begin{cases} ((x_{Y} \sim c \land t_{x}) \lor (0 \sim c \land \neg t_{x})) &, \text{ if } \varphi_{clk} = x \sim c, \\ ((x_{Y} - x_{W} \sim c \land t_{x} \land t_{y}) &, \text{ if } \varphi_{clk} = x - y \sim c, \\ \lor (0 - x_{W} \sim c \land \neg t_{x} \land t_{y}) &, \forall (x_{Y} - 0 \sim c \land t_{x} \land \neg t_{y}) \\ \lor (x_{Y} - 0 \sim c \land t_{x} \land \neg t_{y}) &, \forall (0 \sim c \land \neg t_{x} \land \neg t_{y}) \\ \lor (0 \sim c \land \neg t_{x} \land \neg t_{y}) &, \text{ if } \varphi_{clk} = \varphi_{1} \land \varphi_{2}. \end{cases}$$
  
Then  $\Gamma(\varphi_{clk} \land \psi_{int}) := \Gamma_{0}(\varphi_{clk}) \land \psi_{int}.$ 

Here,  $\mathcal{EC}_{\mathcal{N}}$  is the set of equivalence classes of quasi-equal clocks in  $\mathcal{N}$ .

Resetter Construction (for Simple Edges)

• For each equivalence class  $\underline{Y} = \{x_1, \ldots, x_n\} \in \mathcal{EC}_{\mathcal{N}} \text{ add a resetter } \mathcal{R}_Y \text{ to } \mathcal{N}'$ :



# Transformation Example (for Complex Edges)





Correctness of the Transformation

# QE-Transformation Correctness

**Theorem.** Let  $\mathcal{N}$  be a network of timed automata and CF a configuration formula over  $\mathcal{N}$ . Then

$$\mathcal{N} \models \exists \Diamond CF \iff \mathcal{N}' \models \exists \Diamond \Omega(CF).$$

**Definition.** Let  $\mathcal{N} = \{\mathcal{A}_1, \dots, \mathcal{A}_n\}$  be a network with equivalence classes of quasi-equal clocks  $\mathcal{EC}_{\mathcal{N}} = \{Y_1, \dots, Y_m\}$  and  $\beta$  a basic formula over  $\mathcal{N}$ .

By structural induction  $\Omega_0$  transforms configuration formulas *CF*.

# Example



### Example



### **Bisimulation Proofs**

### Proof Sketch

- Use a weak bisimulation relation the basic idea:
  - Let  $\mathcal{T}_i = (Conf_i, \Lambda_i, \{\stackrel{\lambda}{\rightarrow} | \lambda \in \Lambda_i\}, C_{\text{ini},i}), \underline{i = 1, 2},$ be labelled transition systems with (for simplicity)  $C_{\text{ini},i} = \{c_{\text{ini},i}\}.$
  - A relation  $R \subseteq Conf_1 \times Conf_2$  is called weak bisimulation if and only if
    - (i) the initial configurations are related, i.e.  $(c_{\text{ini},1}, c_{\text{ini},2}) \in R$ ,
    - (ii) two related configurations satisfy the same terms, i.e.

$$\forall c_1, c_2, term \bullet (c_1, c_2) \in R \implies (c_1 \models term \iff c_2 \models term)$$

- (iii) given two related configurations  $(c_1, c_2) \in R$ ,
  - a) if  $\mathcal{T}_1$  has a  $\lambda$ -transition from  $c_1$  to some  $c'_1$ , then  $\mathcal{T}_2$  has  $\tau$ - and  $\lambda$ -transitions from  $c_2$  to a related  $c'_2$ , i.e.

$$\forall c_1' \bullet c_1 \xrightarrow{\lambda} c_1' \implies \exists c_2' \bullet c_2 \xrightarrow{\lambda} c_2' \land (c_1', c_2') \in R$$

b) similarly for  $\mathcal{T}_2$  to  $\mathcal{T}_1$ , i.e.

$$\forall c_2' \bullet c_2 \xrightarrow{\lambda} c_2' \implies \exists c_1' \bullet c_1 \xrightarrow{\lambda} c_1' \land (c_1', c_2') \in R$$

•  $\mathcal{T}_1$  and  $\mathcal{T}_2$  are called weakly bisimilar iff there exists a weak bisimulation for  $\mathcal{T}_1, \mathcal{T}_2$ .

### Once Again

- (i)  $(c_{\mathrm{ini},1},c_{\mathrm{ini},2})\in R$ ,
- (ii)  $\forall c_1, c_2, term \bullet (c_1, c_2) \in R \implies (c_1 \models term \iff c_2 \models term)$ (iii) for all  $(c_1, c_2) \in R$ ,
  - a) " $\mathcal{T}_2$  can simulate transitions of  $\mathcal{T}_1$ ":



(using any finite number of  $\tau$ -transitions in between)

b) " $\mathcal{T}_1$  can simulate transitions of  $\mathcal{T}_2$ ":

### Example

(i)  $(c_{\text{ini},1}, c_{\text{ini},2}) \in R$ , (ii)  $\forall c_1, c_2, term \bullet (c_1, c_2) \in R \implies (c_1 \models term \iff c_2 \models term)$ (iii) for all  $(c_1, c_2) \in R$ ,

$$\mathbf{a} ) \begin{bmatrix} c_1 \xrightarrow{\lambda} c'_1 & \exists c'_2 \bullet & c'_1 \\ R & \Rightarrow & & & & \\ c_2 & & c_2 \xrightarrow{\lambda} \ast c'_2 \end{bmatrix} \mathbf{b} \begin{bmatrix} c_1 & & \exists c'_1 \bullet c_1 \xrightarrow{\lambda} \ast c'_1 \\ R & \Rightarrow & & & & \\ c'_2 \xrightarrow{\lambda} c'_2 & & & c'_2 \end{bmatrix} \mathbf{b}$$





### Example

(i)  $(c_{\text{ini},1}, c_{\text{ini},2}) \in R$ , (ii)  $\forall c_1, c_2, term \bullet (c_1, c_2) \in R \implies (c_1 \models term \iff c_2 \models term)$ (iii) for all  $(c_1, c_2) \in R$ ,

a) 
$$\begin{bmatrix} c_1 \xrightarrow{\lambda} c'_1 & \exists c'_2 \bullet & c'_1 \\ R & \Rightarrow & & & R \\ c_2 & & c_2 \xrightarrow{\lambda} * c'_2 \end{bmatrix}$$
 b) 
$$\begin{bmatrix} c_1 & \exists c'_1 \bullet c_1 \xrightarrow{\lambda} * c'_1 \\ R & \Rightarrow & & & R \\ c'_2 \xrightarrow{\lambda} + c'_2 & & & c'_2 \end{bmatrix}$$





What is It Good For?



• Let term be a term over two weakly bisimilar networks  $\mathcal N$  and  $\mathcal N'$ .

• Claim: 
$$\mathcal{N} \models \exists \Diamond term \iff \mathcal{N}' \models \exists \Diamond term.$$

- Proof:
  - Because  $\mathcal{N}$  and  $\mathcal{N}'$  are weakly bisimilar, there is a simulation relation R.
  - Direction " $\implies$ ": Let  $\mathcal{N} \models \exists \Diamond term$ .
    - Thus there is a computation path  $c_{1,0} \xrightarrow{\lambda_1} c_{1,1} \xrightarrow{\lambda_2} \dots \xrightarrow{\lambda_n} c_{1,n}$  with  $c_{1,n} \models term$ .
    - Induction over length of path:
      - **Case** n = 0:

Then  $c_{1,0} \models term$  and  $c_{0,1}$  is an initial configuration, thus  $c_{2,0}$  is *R*-related (by (i)) and thus  $c_{2,0} \models term$  (by (ii)).

• Case  $n \rightarrow n+1$ :

For the path  $c_{1,0} \xrightarrow{\lambda_1} \dots \xrightarrow{\lambda_n} c_{1,n} \xrightarrow{\lambda_{n+1}} c_{1,n+1}$ , there is (by induction hypothesis) an *R*-related configuration  $c_{2,m}$ ,  $m \ge n$ , reachable in  $\mathcal{N}'$ .

By (iii).a), there is a configuration  $c'_{2,m}$ , which is *R*-related to  $c_{1,n+1}$ , and **reachable** from  $c_{2,m}$ , thus, by (ii),  $c_{1,n+1} \models term$ .

Proof of QE-Correctness



### A Weak Bisimulation Relation for QE-Transformation

• Let  $\mathcal{N}$  be a network of timed automata and  $\mathcal{N}'$  the network obtained by QE-transformation of  $\mathcal{N}$ . Then  $QE : Conf(\mathcal{N}) \to 2^{Conf\mathcal{N}'}$  defined as follows is a weak bisimulation relation.

$$QE(\langle \vec{\ell}_{\dot{s}}, \nu_{\dot{s}} \rangle) = \left\{ r = \langle (\ell_{r,1}, \dots, \ell_{r,n}, \ell_{\mathcal{R}_{Y_1}}, \dots, \ell_{\mathcal{R}_{Y_m}}), \nu_r \rangle \mid \right\}$$

$$(\underbrace{\forall x \in V(\mathcal{N}) \bullet \nu_r(x) = \nu_{\dot{s}}(x)}_{(6.2.1)})$$

$$\wedge \ \forall 1 \leq i \leq n \ \bullet \tag{6.2.2}$$

$$\left(\underbrace{\left(\ell_{r,i}=\ell_{\dot{s},i}\wedge\forall x\in X(\mathcal{A}_{i})\bullet\nu_{\dot{s}}(x)=\nu_{r}(x_{x})\cdot\nu_{r}(t_{x})\right)}_{(6.2.2a)}\right)$$

$$\left( \begin{array}{c} \bigvee \left( \exists \left(\ell, \alpha, \varphi, \langle x := 0 \right\rangle, \ell'\right) \in SimpEdges_{Y}(\mathcal{A}_{i}) \bullet \underline{\ell_{\mathcal{R}_{Y}} \neq \ell_{ini\mathcal{R}_{Y}}} \land \\ \underbrace{\ell_{\dot{s},i} = \ell \land \ell_{r,i} = \ell' \land \nu_{\dot{s}}(x) = \nu_{r}(x_{x}) \land \nu_{r}(t_{x}) = 0 \land \\ \underbrace{\forall y \in X(\mathcal{A}_{i}) \setminus \{x\} \bullet \nu_{\dot{s}}(y) = \nu_{r}(x_{y}) \cdot \nu_{r}(t_{y})} \right) \right)$$
(6.2.2b)

$$\wedge \forall Y \in \mathcal{EC}_{\mathcal{N}} \bullet$$

$$\left( (\nu_r(s_Y^{\mathcal{A}_i}) = 1 \iff \exists (\ell, \alpha, \varphi, \vec{r}, \ell') \in SimpEdges_Y(\mathcal{A}_i) \bullet \ell_{r,i} = \ell \right)$$
(6.2.3)

$$\wedge \nu_r(prio_Y) = 1 \iff (\ell_{r,\mathcal{R}_Y} = \ell_{nst\mathcal{R}_Y}) \Big) \Big\}$$
(6.2.4)

Example





•  $s \xrightarrow{\lambda} s'$  to  $r \xrightarrow{\lambda} r'$ :

#### Cases:

• delay d > 0:

resetter may need to go back to idle, then do same delay.





•  $s \xrightarrow{\lambda} s'$  to  $r \xrightarrow{\lambda}^* r'$ :

#### Cases:

- delay d > 0
- first simple edge:

first simple edges pushes resetter and all other simples.





•  $s \xrightarrow{\lambda} s'$  to  $r \xrightarrow{\lambda} r'$ :

#### Cases:

- delay d > 0
- first simple edge
- other simple edge:

resetter is in nst, do nothing in  $\mathcal{N}'$ .





•  $s \xrightarrow{\lambda} s'$  to  $r \xrightarrow{\lambda} r'$ :

#### Cases:

- delay d > 0
- first simple edge
- other simple edge
- non-reset, or at least one complex:

resetter may need to push simples first, then take same edge in  $\mathcal{N}'$ .





•  $s \xrightarrow{\lambda} s'$  to  $r \xrightarrow{\lambda} r'$ :

#### Cases:

- delay d > 0
- first simple edge
- other simple edge
- non-reset, or at least one complex
- delay d = 0:

do same delay in  $\mathcal{N}'$ .









•  $r \xrightarrow{\lambda} r' \text{ to } s \xrightarrow{\lambda}^* s'$ :

#### Cases:

• **delay** *d* > 0:

do same delay in  $\mathcal{N}$ .





•  $r \xrightarrow{\lambda} r'$  to  $s \xrightarrow{\lambda}^* s'$ :

#### Cases:

- delay d > 0
- complex, or non-resetting:

take same edge in  $\mathcal{N}$ .



s



•  $r \xrightarrow{\lambda} r'$  to  $s \xrightarrow{\lambda}^* s'$ :

#### Cases:

- delay d > 0
- complex, or non-resetting
- resetter to nst,
   or returns (no simples enab. in *N*):

do nothing in  $\mathcal{N}$ .





•  $r \xrightarrow{\lambda} r'$  to  $s \xrightarrow{\lambda}^* s'$ :

#### Cases:

- delay d > 0
- complex, or non-resetting
- resetter to nst, or returns (no simples enab. in  $\mathcal{N}$ )
- resetter returns (some simples enab. in  $\mathcal{N}$ ):

take all enabled simple edges in  $\mathcal{N}$ .



More Experiments

### Case Studies





H. E. Jensen, K. G. Larsen, et al. *"Modelling and Analysis of a Collision Avoidance Protocol using SPIN and Uppaal"*. In: DIMACS. Vol. 32. DIMACS. 1996, pp. 33-50.



B. Bérard, P. Bouyer, et al. *"Analysing the PGM Protocol with UPPAAL"*. In: IJPR 42.14 (2004), pp. 2773-2791.

![](_page_50_Figure_0.jpeg)

N. Petalidis. "Verification of a Fieldbus Scheduling Protocol Using Timed Automata". In: CI 28.5 (2009), pp. 655-672.

![](_page_51_Figure_0.jpeg)

S. Limal, S. Potier, et al. *"Formal Verification of Redundant Media Extension of Ethernet PowerLink"*. In: ETFA. IEEE, 2007, pp. 1045-1052.

![](_page_52_Figure_0.jpeg)

P. Kordy, R. Langerak, et al. *"Re-verification of a Lip Synchronization Protocol Using Robust Reachability"*. In: FMA. Vol. 20. EPTCS. 2009, pp. 49-62.

![](_page_53_Figure_0.jpeg)

W. Steiner and W. Elmenreich. *"Automatic Recovery of the TTP/A Sensor/Actuator Network"*. In: WISES. Vienna University of Technology, 2003, pp. 25-37.

![](_page_54_Figure_0.jpeg)

D. Dietsch, A. Podelski, et al. "Disambiguation of Industrial Standards Through Formalization and Graphical Languages". In: RE. IEEE, 2011, pp. 265-270.

# Savings

Upper Bound on Number of Configurations

**Theorem.** Let  $\mathcal{N}$  be a network of timed automata with equivalence classes of quasi-equal clocks  $\mathcal{EC}_{\mathcal{N}} = \{Y_1, \ldots, Y_m\}$ .

Then the number of configurations of  $\mathcal{N}'$  is bounded above by:

$$|L(\mathcal{A}_{1}) \times \cdots \times L(\mathcal{A}_{n}) \times L(\mathcal{R}_{Y_{1}}) \times \cdots \times L(\mathcal{R}_{Y_{m}})$$

$$\underbrace{(2c+2) \underbrace{|\mathcal{EC}_{\mathcal{N}}|} \cdot (4c+3)^{\frac{1}{2}} \underbrace{|\mathcal{EC}_{\mathcal{N}}| \cdot (|\mathcal{EC}_{\mathcal{N}}|-1)}_{(2|Y_{1} \cup \cdots \cup Y_{m}|},$$

where  $c = max\{c_x \mid x \in \mathcal{X}(\mathcal{N})\}.$ 

![](_page_57_Figure_1.jpeg)

(Here,  $Reach_{\mathcal{N}}$  denotes the set of all reachable (zone graph-)configurations of  $\mathcal{N}$ .)

**Proof**: Use the following lemma.

Lemma. Let  ${\mathcal N}$  be a network where all quasi-equal clocks are exclusively reset by simple edges. Then

$$|Reach_{\mathcal{N}'}| = |Reach_{\mathcal{N}}| - \left(\sum_{s \in RC} 2^{|clks(s)|}\right) + \sum_{s \in RC} \left[|class(s)| + 2\right].$$

Complex Edges

• "it's (a bit more) complicated"

### Content

- Quasi-Equal Clocks
- └ Definition, Properties
- QE Clock Reduction
- →● The simple, and wrong approach
- **Transformation example**
- • Experiments
- Simple and Complex Edges
- Iransformation schemes
- Correctness of the Transformation
- Excursion: Bisimulation Proofs
- Proof of QE-Correctness
- a particular weak bisimulation relation
- More Experiments
- · Savings

Tell Them What You've Told Them...

• The **space complexity** of Pure-TA reachability-checking is

 $L_1 \times \cdots \times L_n \times \operatorname{Regions}(X)$ ,

i.e., exponential in number of clocks, and of TA.

- If a model is expensive to check,
  - it may necessarily be that expensive,
  - or artificially / non-necessarily.
  - ightarrow take a closer look (ightarrow exercises).
- One example: Quasi-equal clocks
  - advantage: can be good for validation,
  - dis-advantage: expensive to check.
- The **QE transformation** (source-to-source)
  - eliminates interleavins of simple edges,
  - reduces DBM size to (number of equiv. classes)<sup>2</sup>,
  - **reflects** all queries.

### References

### References

Arenis, S. F., Westphal, B., Dietsch, D., Muñiz, M., Andisha, A. S., and Podelski, A. (2016). Ready for testing: ensuring conformance to industrial standards through formal verification. *Formal Asp. Comput.*, 28(3):499–527.

Herrera, C. (2011). Reducing quasi-equal clocks in networks of timed automata. Master's thesis, Albert-Ludwigs-Universität Freiburg.

Herrera, C. (2017). *The Class of Timed Automata with Quasi-Equal Clocks*. PhD thesis, Albert-Ludwigs-Universität Oldenburg.

Herrera, C. and Westphal, B. (2015). Quasi-equal clock reduction: Eliminating assumptions on networks. In Piterman, N., editor, *HVC*, volume 9434 of *LNCS*, pages 173–189. Springer.

Herrera, C. and Westphal, B. (2016). The model checking problem in networks with quasi-equal clocks. In Dyreson, C. E., Hansen, M. R., and Hunsberger, L., editors, *TIME*, pages 21–30. IEEE Computer Society.

Herrera, C., Westphal, B., and Podelski, A. (2014). Quasi-equal clock reduction: More networks, more queries. In Ábrahám, E. and Havelund, K., editors, *TACAS*, volume 8413 of *LNCS*, pages 295–309. Springer.

Olderog, E.-R. and Dierks, H. (2008). *Real-Time Systems - Formal Specification and Automatic Verification*. Cambridge University Press.