Exercise 1*: LT Properties

The goal of this task is to learn to identify the different types of LT properties.

Consider the following LT properties with $AP = \{a, b\}$.

$(P_1)$ Always (at any point of time) $a$ or $b$ holds.

$(P_2)$ Either $a$ holds exactly once, or $b$ never holds.

$(P_3)$ If $a$ holds, then $b$ will never hold in the next step.

$(P_4)$ Every time $a$ holds there will be eventually a point of time where $b$ holds.

$(P_5)$ The atomic propositions $a$ and $b$ never hold at the same time.

$(P_6)$ If $a$ holds infinitely often, then $b$ holds infinitely often.

$(P_7)$ There are only finitely many points of time where $a$ holds.

$(P_8)$ True

For each property $P_i$ complete the following tasks:

(a) Formalize $P_i$ using set notation.

(b) Determine if $P_i$ is an invariant. In that case provide the invariant condition.

(c) Determine if $P_i$ is a safety property. Explain why or why not.

(d) Determine if $P_i$ is a liveness property. Explain why or why not.
Exercise 2*: Mutual Exclusion 8 Bonus Points
Consider the following locking protocol. The initial value of the variable $x$ is 0.

![Diagram of locking protocol]

Note: There is a difference between $x:=1$ and $x==1$. The edge labeled with $x:=1$ can always be taken (as there is no guard) and it modifies the value of $x$. On the other hand, the edge with $x==1$ can only be taken when $x$ has the value 1, and it does not modify the value of $x$.

(a) Draw the program graph $P_1 \parallel P_2$, i.e. the program graph for the interleaving of $P_1$ and $P_2$.

(b) Draw the reachable part of the transition system $T_{P_1 \parallel P_2}$ for the interleaving of the programs. Use the atomic propositions $\{\text{crit}_1, \text{crit}_2\}$ that are satisfied, whenever process 1 respectively process 2 are in their critical section.

(c) Does the protocol satisfy the mutual exclusion property? Explain your answer in sufficient detail.

(d) Is this a reasonable protocol for parallel programs? Explain your answer in sufficient detail.

Exercise 3*: Mutual Exclusion without Request 6 Bonus Points
The goal of this exercise is to help you understand in detail the SOS-rules for parallel compositions.

The transition systems below describe a mutual-exclusion protocol with an arbiter. In contrast to the system discussed in the lecture, we omit the request action.

![Diagram of transition systems]
(a) Draw the transition system for the pure interleaving $TS_1 \parallel TS_2$. There must be no synchronization between the two transition systems.

For every transition in the interleaving, justify why it must exist using one of the two SOS-rules for pure interleaving.

**Example:** The interleaving must contain the transition $\langle \text{idle}, \text{idle} \rangle \xrightarrow{\text{enter}} \langle \text{crit}, \text{idle} \rangle$ due to the SOS-rule

$$\frac{\text{idle} \xrightarrow{\text{enter}_{1}} \text{crit}}{\langle \text{idle}, \text{idle} \rangle \xrightarrow{\text{enter}} \langle \text{crit}, \text{idle} \rangle}$$

where $\rightarrow_{1}$ is the transition relation for $TS_1$. This is an instance of the first of the two SOS-rules,

$$\frac{s_1 \xrightarrow{\alpha_{1}} s'_1}{\langle s_1, s_2 \rangle \xrightarrow{\alpha} \langle s'_1, s_2 \rangle}$$

where we set $s_1 = \text{idle}$, $\alpha = \text{enter}$, $s'_1 = \text{crit}$ and $s_2 = \text{idle}$.

(b) Draw the transition system for the parallel composition $(TS_1 \parallel TS_2) \parallel \text{Arbiter}$ of the transition system from (a) with the arbiter. The transition systems must synchronize ("handshake") on the actions $\{\text{enter, exit}\}$.

For every transition in the composition, justify why it must exist using one of the three SOS-rules for the synchronization operator.

**Exercise 4**: Hardware Circuit 4 Bonus Points

Consider the following sequential hardware circuit.

Provide the labeled transition system of this hardware circuit (i.e., states are labeled by sets of atomic propositions, transitions are not labeled). The states are the evaluations of the input $x$ and the register $r$. The transitions represent the stepwise behavior of the circuit. The values of the input $x$ change nondeterministically. The atomic propositions $\{X, Y, R\}$ stand for $x = 1$, $y = 1$ and $r = 1$, respectively. Initially the register $r$ has the value 0 (false).

For your reference: $\wedge =$ AND gate, $\lor =$ OR gate, $\lnot =$ NOT gate